
## Cache Structure




- Set-Associativity
- Replacement policies
  - Overhead
  - Implementation
- Handling writes
- Cache simulations

#### Study 5.3, 5.5

# Fully Associative Cache

#### (from last Lecture)




One of the cache tags matches the incoming address; the data associated with that tag is returned to CPU.

**READ MISS:** 

None of the cache tags matched. so initiate access to main memory and stall CPU until complete. Update cache entry with new tag (address) and data.

# Tags Are Expensive!



- Tag <u>comparison logic</u> is LARGE An XOR gate is as large as a memory bit!
- Tag <u>comparison logic</u> is SLOW High-Fan-In NOR gate
- Tag <u>storage overhead</u> is high Rather store data, not Tags


e.g. For a Fully Associative Cache

Tag bits/cache entry = 30 bits Data bits/cache entry = 32 bits

48% of cache's memory is devoted to tag storage!

### Amortize Tag Costs: More Data/Tag

BIG Cache Lines: Enlarge each line in fully-associative cache




- Blocks of  $2^{B}$  words, on  $2^{B}$  word boundaries
- always reads/writes a 2<sup>B</sup> word BLOCK from/to memory
- exploits spatial locality: nearby words in block, likely to accessed
- cost: some fetches of unaccessed words
- BIG WIN if path to memory is wide, or sequential accesses are fast


Tag bits/cache entry = (30 - 2) bits

Data bits/cache entry = 4\*32 bits Only 18% of cache's memory used for tags

#### Block Size vs. Miss Rate



- spatial locality: larger blocks  $\rightarrow$  reduce miss rate
- fixed cache size: larger blocks
  - $\rightarrow$  fewer lines in cache
  - $\rightarrow$  higher miss rate, especially in small caches
  - $\rightarrow$  fetches data that is never used



# Fully-Assoc. vs. Direct-mapped

#### Fully-associative N-line cache:


- N tag comparators, registers used for tag/data storage (\$\$\$)
- Location A can be stored in ANY of the N cache lines; no "collisions"
- Replacement strategy (e.g., LRU) used to pick which line to use when loading new word(s) into cache



COLLISIONs occur when there are multiple items that we'd like to keep cached, we have room, but our management policies only keeps a subset of them.

#### Direct-mapped N-line cache:

- 1 tag comparator, SRAM used for tag/data storage (\$)
- Location A is stored in a SPECIFIC line of the cache determined by its address; address "collisions" possible
- Replacement strategy not needed: each word can only be cached in one specific cache line







Comp 411 - Spring 2013

#### N-Way Set-Associative Cache **INCOMING ADDRESS** "N\_direct-mapped caches", each with $2^t$ entries of N lines INDEX TARGET set There are N possible $\neq k$ **m** t. Lines that share a common index are places that a given item could be stored in the cache MEM DATA DATA TO CPU HIT₄

### How Many Sets?




#### Associativity vs. Miss Rate



- 8-way is (almost) as effective as fully-associative
- rule of thumb: N-byte M-way set assoc  $\approx$  N/2-byte 2M-way set assoc.

### Continuum of Associativity



- compares addr with all tags simultaneously
- location A can be stored in any cache line

#### ON A MISS? Allocates a cache entry

- compares addr with N tags simultaneously
- Data can be stored in any of the N cache lines belonging to a "set"
- like N Direct-mapped


#### caches Allocates 1 of N lines in a set

- compare addr with only one tag
- location A can be stored in exactly one cache line

#### Only one place to put it

Comp 411 – Spring 2013

### **Basic Caching Algorithm**



# Three Replacement Strategies

#### LRU (Least-recently used)

- replaces the item that has gone UNACCESSED the LONGEST
- favors the most <u>recently accessed</u> data

#### FIFO/LRR (first-in, first-out/least-recently replaced)

- replaces the OLDEST item in cache
- favors <u>recently loaded</u> items over older STALE items

#### Random

- replace some item at RANDOM
- no favoritism uniform distribution
- no "pathological" reference streams causing worst-case results
- use pseudo-random generator to get reproducible behavior

# Keeping Track of LRU

 Needs to keep ordered list of N items for an N-way associative cache, that is updated on every access. Example for N = 4:


Current Order	Action Hit 2	Resulting Order
(0,1,2,3) (2,0,1,3)	Hit 1	(2,0,1,3) (1,2,0,3) (3,1,2,0)
(1,2,0,3)	Miss, Replace 3	( <b>3</b> ,1,2,0) ( <b>3</b> ,1,2,0)
(3,1,2,0)	Hit 3	(3,1,2,0)

• N! possible orderings  $\rightarrow \log_2 N!$  bits per set approx  $O(N \log_2 N)$  "LRU bits" + update logic

# Example: LRU for 2-Way Sets

- Bits needed?  $\log_2 2! = 1$  bit per set
- LRU bit is selected using the same index as cache (Part of same SRAM)
- Bit keeps track of the last line accessed in set:

(0), Hit 
$$0 \rightarrow (0)$$
  
(0), Hit  $1 \rightarrow (1)$   
(0), Miss, replace  $1 \rightarrow (1)$   
(1), Hit  $0 \rightarrow (0)$   
(1), Hit  $1 \rightarrow (1)$   
(1), Miss, replace  $0 \rightarrow (0)$ 




### Example: LRU for 4-Way Sets

- Bits needed?  $\log_2 4! = \log_2 24 = 5$  per set
- How?
- One Method:

"One-Out/Hidden Line" coding (and variants)

Directly encode the indices of the N-2 most recently accessed lines, plus one bit indicating if the smaller (0) or larger (1) of the remaining lines was most recently accessed

> (2,0,1,3) -> 10 00 0 (3,2,1,0) -> 11 10 1 (3,2,0,1) -> 11 10 0



Bottom line.

replacement

considerable

overhead as associativity

increases

requires

LRU

Cache Structure 16


bits/set

# FIFO Replacement

- Each set keeps a modulo-N counter that points to victim line that will be replaced on the next miss
- Counter is only updated only on cache misses

Ex: for a 4-way set associative cache:


Next Victim	Action
(0)	Miss, Replace O
(1)	Hit 1
(1)	Miss, Replace 1
(2)	Miss, Replace 2
(3)	Miss, Replace 3
(0)	Miss, Replace O



# Example: FIFO For 2-Way Sets

- Bits needed?  $\log_2 2 = 1$  per set
- FIFO bit is per cache line and uses the same index as cache (Part of same SRAM)
- Bit keeps track of the oldest line in set
- <u>Same overhead as LRU!</u>
- LRU is generally has lower miss rates than FIFO, soooo....
   WHY BOTHER???

2-way set associative



#### FIFO For 4-way Sets

- Bits Needed?  $\log_2 4 = 2$  per set
- Low-cost, easy to implement (no tricks here)
- 8-way?  $\log_2 8 = 3$  per set
- 16-way?  $\log_2 16 = 4$  per set
- LRU 16-way?  $\log_2 16! = 45$  bits per set


 $14*\log_2 16 + 1 = 57$  bits per set

- FIFO summary
  - Easy to implement, scales well, BUT CAN WE AFFORD IT?



### Random Replacement

- Build a single Pseudorandom Number generator for the WHOLE cache. On a miss, roll the dice and throw out a cache line at random.
- Updates only on misses.
- How do you build a random number generator (easier than you might think).



Pseudorandom Linear Feedback Shift Register

nting	Seque	nce
0x1F	01000	0x08
0x0F	10100	0x14
0x07	01010	0x0A
0x13	10101	0x15
0x19	11010	0x1A
0x0C	11101	0x1D
0x16	01110	0x0E
0x0B	10111	0x17
0x05	11011	0x1B
0x12	01101	0x0D
0x09	00110	0x06
0x04	00011	0x03
0x02	10001	0x11
0x01	11000	0x18
0x10	11100	0x1C
	11110	0x1E
	0x1F 0x0F 0x07 0x13 0x19 0x0C 0x16 0x0B 0x05 0x12 0x09 0x04 0x02 0x01	0x1F         01000           0x0F         10100           0x07         01010           0x13         10101           0x19         11010           0x0C         11101           0x16         01110           0x05         11011           0x06         10111           0x07         01010           0x08         10111           0x05         11011           0x12         01101           0x09         00110           0x02         10001           0x01         11000           0x10         11100

Overhead is

 $O(\log_2 N)$ 

bits/cache!


### Replacement Strategy vs. Miss Rate

	H&P: Figure 5.4 Associativity					
	2-way		4-way		8-way	
Size	LRU	Random	LRU	Random	LRU	Random
16KB	5.18%	5.69%	4.67%	5.29%	4.39%	4.96%
64KB	1.88%	2.01%	1.54%	1.66%	1.39%	1.53%
256KB	1.15%	1.17%	1.13%	1.13%	1.12%	1.12%

H&P: Figure 5.4

• FIFO was reported to be worse than random or LRU

• Little difference between random and LRU for larger-size caches



#### Problem:

Ignoring cache lines that don't contain REAL or CORRECT values...

- on start-up

- "Back door" changes to memory (eg: loading program from disk)

Solution:

Extend each TAG with VALID bit.

- Valid bit must be set for cache line to HIT.
- On power-up / reset : clear all valid bits
- Set valid bit when cache line is FIRST replaced.
- Cache Control Feature: Flush cache by clearing all valid bits, Under program/external control.

# Handling WRITES

Observation: Most (80+%) of memory accesses are READs, but writes are essential. How should we handle writes?

Policies:

WRITE-THROUGH: CPU writes are cached, but also written to main memory (stalling the CPU until write is completed). Memory always holds "the truth".


WRITE-BACK: CPU writes are cached, but not immediately written to main memory. Memory contents can become "stale".

#### Additional Enhancements:


WRITE-BUFFERS: For either write-through or write-back, writes to main memory are *buffered*. CPU keeps executing while writes are completed (in order) in the background.

What combination has the highest performance?

### Write-Through




### Write-Back




Costly if contents of cache are not modified





# Write Buffers


- Avoids the overhead of waiting for writes to complete
- Write data is stored in a special H/W queue called a "Write Buffer" where it is POSTED until the write completes
- Usually at least the size of a cache block.
- On a subsequent cache MISSes
  - you may still need to stall any subsequent reads until outstanding (POSTED) writes are completed
  - the you can check to see if the missed address matches one in the write buffer.
- Takes advantage of "sequential writes"
- Prevailing wisdom:
  - Write-Back is better than Write-Through, less memory traffic
  - Always use Write-buffering



#### **Cache Benchmarking**

Suppose this loop is entered with t3 = 4000:

ADR:	Instru	iction l	D .	
400:	lw	\$t0,0(\$t3)	400	4
404:	addi	\$t3,\$t3,4	404	
408:	bne	\$t0,\$0,400	408	



- GOAL: Given some cache design, simulate (by hand or machine) execution well enough to estimate hit ratio.
- 1. Observe that the sequence of memory locations referenced is 400, 4000, 404, 408, 400, 4004, ...

We can use this simpler <u>reference string/memory trace</u>, rather than the program, to simulate cache behavior.

2. We can make our life even easier by converting to *word* addresses: 100, 1000, 101, 102, 100, 1001, ...

(Word Addr = (Byte Addr)/4)

#### Simple Cache Simulation

tag data tag	data tag	data <mark>tag</mark> da	ata				<mark>tag</mark> data tag data
	4-line Fu	Illy-associa	ative/LRU	4-lin	e Direct-m	apped	tag data tag data
	Addr	Line#	Miss?	Addr	Line#	Miss?	
	100	0	Μ	100	0	Μ	Collision
Compulsory	1000	1	Μ	1000	0	Μ	Miss
Misses	101	2	Μ	101	1	Μ	IN199
(	102	3	Μ	102	2	Μ	
<b>a</b>	100	0		100	0	Μ	
Capacity 🛶	1001	1	Μ	1001	1	Μ	
Miss	101	2		101	1	Μ	
	102	3		102	2		
	100	0		100	0		
	1002	1	Μ	1002	2	Μ	
	101	2		101	1		
	102	3		102	2	Μ	
	100	0		100	0		
	1003	1	Μ	1003	3	Μ	
	101	2		101	1		
1/4 miss	102	3		102	2		7/16 miss

\_

-

		Cache	e Simi	ılat	ion:	Bout 2		a <mark>tag data</mark>
tag data tag	data tag	data <mark>tag</mark> da	ata <mark>tag</mark> data	tag da	ta <mark>tag</mark> da	ata <mark>tag</mark> data	<mark>tag dat.</mark> tag dat	
	8-line Fi	ully-associ	ative, LRU		2-wa	y, 8-line to	tal, LRU	
	Addr	Line#	Miss?		Addr	Line/N	Miss?	
	100	0	Μ		100	0,0	Μ	
	1000	1	Μ		1000	0,1	Μ	
	101	2	Μ		101	1,0	Μ	
	102	3	Μ		102	2,0	Μ	
	100	0			100	0,0		
	1001	4	М		1001	1,1	М	
	101	2			101	1,0		
	102	3			102	2,0		
	100	0			100	0,0		
	1002	5	М		1002	2,1	Μ	
	101	2			101	1,0		
	102	3			102	2,0		
	100	0			100	0,0		
	1003	6	Μ		1003	3,0	Μ	
	101	2			101	1,0		
1/4 miss	102	3			102	2,0		1/4 miss

# Cache Simulation: Bout 3

tag	data	tag	data
tag	data	tag	data
tag	data	tag	data
tag	data	tag	data

	2-way, 8-line total, LRU				
	Addr	Line/N	Miss?		
	100	0,0			
	1004	0,1	Μ		
	101	1,0			
	102	2,0			
The first 16	100	0,0			
cycles of both caches are	1005	1,1	Μ		
identical (Same	101	1,0			
as 2-way on previous slide).	102	2,0			
So we jump	100	0,0			
to round 2.	1006	2,1	Μ		
	101	1,0			
S	102	2,0			
Λ	100	0,0			
<u>ک</u> ۲	1007	3,1	Μ		
	101	1,0			
1/4 miss	102	2,0			

data

data

data

data

tag

tag

tag tag

data

data

data

data

tag

tag

tag

tag

<b>2-</b> wa	tal, FIFO		
Addr	Line/N	Miss?	
100	0,0		
1004	0,0	Μ	
101	1,0		
102	2,0		
100	0,1	Μ	
1005	1,0	Μ	
101	1,1	Μ	
102	2,0		
100	0,0		
1006	2,0	Μ	
101	1,0		
102	2,1	Μ	
100	0,0		
1007	3,1	Μ	
101	1,0		
102	2,0		7/16 miss

### Cache Simulation: Bout 4

tag	data	data	tag	data	data
tag	data	data	tag	data	data

2-wa	y, 8-line to	tal, LRU
Addr	Line/N	Miss?
100	0,0	Μ
1000	0,1	Μ
101	1,0	Μ
102	2,0	Μ
100	0,0	
1001	1,1	Μ
101	1,0	
102	2,0	
100	0,0	
1002	2,1	Μ
101	1,0	
102	2,0	
100	0,0	
1003	3,0	М
101	1,0	
102	2,0	

data

data

data

data

tag

tag

tag

tag

data

data

data

data

tag

tag

tag

tag

2-way, 4-line, 2 word blk, LRU				
	Addr L	ine/N	Miss?	
	100/1	0,0	Μ	
	1000/1	0,1	Μ	
	101	0,0		
	102/3	1,0	Μ	
	100	0,0		
	1001	0,1		
	101	0,0		
	102	1,0		
	100	0,0		
	1002/3	1,1	Μ	
	101	0,0		
	102	1,0		
	100	0,0		
	1003	1,1		
	101	0,0		
	102	1,0		1/8 miss

1/4 miss

#### Cache Design Summary

- Various design decisions the affect cache performance
  - Block size, exploits spatial locality, saves tag H/W, but, if blocks are too large you can load unneeded items at the expense of needed ones
  - Replacement strategy, attempts to exploit temporal locality to keep frequently referenced items in cache
    - LRU Best performance/Highest cost
    - FIFO Low performance/Economical
    - RANDOM Medium performance/Lowest cost, avoids pathological sequences, but performance can vary
  - Write policies
    - Write-through Keeps memory and cache consistent, but high memory traffic
    - Write-back allows memory to become STALE, but reduces memory traffic
    - Write-buffer queue that allows processor to continue while waiting for writes to finish, reduces stalls
- No simple answers, in the real-world cache designs are based on simulations using memory traces.