
# Concocting an Instruction Set




Read: Chapter 2.1-2.7


# A General-Purpose Computer

#### The von Neumann Model

Many architectural approaches to the general purpose computer have been explored. The one upon which nearly all modern computers is based was proposed by John von Neumann in the late 1940s. Its major components are:



My dog knows how to fetch!




Central Processing Unit (CPU): A device which fetches, interprets, and executes a specified set of operations called Instructions.

Memory: storage of N words of W bits each, where W is a fixed architectural parameter, and N can be expanded to meet needs.

I/O: Devices for communicating with the outside world.

#### Anatomy of an Instruction

- Computers execute a set of primitive operations called instructions
- Instructions specify an operation and its operands (the necessary variables to perform the operation)
- Types of operands: immediate, source, and destination



#### Meaning of an Instruction

- Operations are abbreviated into opcodes (1-4 letters)
- Instructions are specified with a very regular syntax
  - First an opcode followed by arguments
  - Usually the destination is next, then source arguments (This is not strictly the case, but it is generally true)
  - Why this order?
- Analogy to high-level language like Java or C

add \$t0, \$t1, \$t2



int t0, t1, t2 t0 = t1 + t2



The instruction syntax provides operands in the same order as you would expect in a statement from a high level language.


As opposed to: tO + t1 = t2

What does that mean in "C"? Ans: Syntax Error



## Being the Machine!

- Generally...
  - Instructions are retrieved sequentially from memory
  - An instruction executes to completion before the next instruction is started
  - But, there are exceptions to these rules



What does this program do?

Variables				
\$t0: 💢 💥 24 48				
\$t1:	<b>½</b> 42			
\$t2:	8			
\$t3:	10			

## Analyzing the Machine!

- Repeat the process treating the variables as unknowns or "formal variables"
- Knowing what the program does allows us to write down its specification, and give it a meaningful name
- The instruction sequence then becomes a generalpurpose tool

# Instructions times add \$t0, \$t1, \$t1 add \$t0, \$t0, \$t0 add \$t0, \$t0, \$t0 add \$t0, \$t0, \$t0 sub \$t1, \$t0, \$t1

#### Variables

\$t0:	<b>X X 4 X</b> 8 ×
\$t1:	<b>X</b> 7x
\$t2:	У
\$t3:	Z

# Looping the Flow

- There are instructions that change the flow of sequential execution
- A jump instruction with opcode 'j'
- The operand refers to a label of some other instruction

#### Instructions

times7: add \$t0, \$t1, \$t1 add \$t0, \$t0, \$t0 add \$t0, \$t0, \$t0 sub \$t1, \$t0, \$t1 times7

An infinite loop



#### Variables

\$t0:	× × 5 × 392	×
\$t1:	X X 49X 343	×
\$t2:	У	
\$t3:	Z	

# Open Issues in our Simple Model

- WHERE in memory are INSTRUCTIONS stored?
- HOW are instructions represented?
- WHERE are VARIABLES stored?
- How are labels associated with particular instructions?
- How do you access more complicated variable types like
  - Arrays?
  - Structures?
  - Objects?
- Where does a program start executing?
- How does it stop?





# The Stored-Program Computer

- The von Neumann architecture addresses these issues as follows:
- Instructions and Data are stored in a common memory
- Sequential semantics: To the PROGRAMMER all instructions appear to be execute sequentially

Key idea: Memory holds not only data, but coded instructions that make up a program.

Central Processing Unit Main Memory

instruction instruction

instruction

data


data

data

CPU fetches and executes instructions from memory ...

- The CPU is a H/W interpreter
- Program IS simply DATA for this interpreter
- Main memory: Single expandable resource pool
  - constrains both data and program size
  - don't need to make separate decisions of how large of a program or data memory to buy

# Anatomy of a von Neumann Computer



## Instruction Set Architecture (ISA)

#### Encoding of instructions raises some interesting choices...

- Tradeoffs: performance, compactness, programmability
- Uniformity. Should different instructions
  - Be the same size?
  - Take the same amount of time to execute?
    - Trend: Uniformity. Affords simplicity, speed, pipelining.
- Complexity. How many different instructions? What level operations?
  - Level of support for particular software operations: array indexing, procedure calls, "polynomial evaluate", etc
    - "Reduced Instruction Set Computer"(RISC) philosophy: simple instructions, optimized for speed


#### Mix of Engineering & Art...

Trial (by simulation) is our best technique for making choices!

Our representative example: the MIPS architecture!

## MIPS Programming Model

a representative simple RISC machine



In Comp 411 we'll use a clean and sufficient subset of the MIPS-32 core Instruction set.

#### Fetch/Execute loop:

- fetch Mem[PC]
- $PC = PC + 4^{\dagger}$
- execute fetched instruction (may change PC!)
- repeat!

†MIPS uses byte memory addresses.
However, each instruction is 32-bits wide, and \*must\* be aligned on a multiple of 4 (word) address. Each word contains four 8-bit bytes. Addresses of consecutive instructions (words) differ by 4.

## Some MIPs Memory Nits

- Memory locations are 32 bits wide
  - BUT, they are addressable in different-sized chunks
  - 8-bit chunks (bytes)
  - 16-bit chunks (shorts)
  - 32-bit chunks (words)
  - 64-bit chunks (longs/double)
- We also frequently need access to individual bits! (Instructions help to do this)

	short0		short2		
word Addr	byteO	byte1	byte2	byte3	
<i>O</i> :	31 30 29 <b>O</b>	1	2	43210 <b>3</b>	longO
4:	4	5	6	7	
8:	8	9	10	11	Janaa
12:	12	13	14	15	>long8

- Every BYTE has a unique address
   (MIPS is a byte-addressable machine)
- Every instruction is one word

#### MIPS Register Nits

- There are 32 named registers [\$0, \$1, .... \$31]
- The destinations of \*all\* ALU instructions are registers
  - This means to operate on a variables in memory you must:
    - Load the value/values from memory into a register
    - Perform the instruction
    - Store the result back into memory
  - Going to and from memory can be expensive (4x to 20x slower than operating on a register)
  - Net effect: Keep variables in registers as much as possible!
- 2 registers have H/W specific "side-effects"
   (ex: \$0 always contains the value '0'... more later)
- 4 registers are dedicated to specific tasks by convention
- 26 are available for general use
- Further conventions delegate tasks to other registers


#### MIPS Instruction Formats

All MIPs instructions fit in a single 32-bit word. Every instruction includes various "fields" that encode combinations of

- a 6-bit operation or "OPCODE"
  - •specifying one of < 64 basic operations
  - •escape codes to enable extended functions
- several 5-bit OPERAND fields, for specifying the sources and destination of the operation, usually one of the 32 registers
- Embedded constants ("immediate" values) of various sizes, 16-bits, 5-bits, and 26-bits. Sometimes treated as signed values, sometimes not.


There are three basic instruction formats:

- R-type, 3 register operands
   (2 sources, destination)
- I-type, 2 register operands, 16-bit immediate constant
- J-type, no register operands, 26-bit immediate



## MIPS ALU Operations

Sample coded operation: ADD instruction



References to reaister contents are prefixed by a "\$" to distinguish them from constants or memory addresses



What we prefer to write: add \$10,\$11,\$9

("assembly language")

The convention with MIPS assembly language is to specify the destination operand first, followed by source operands.

$$Reg[rd] = Reg[rs] + Reg[rt]$$

"Add the contents of rs to the contents of rt; store the result in rd"

Similar instructions for other

**ALU operations:** 

arithmetic: add, sub, addu, subu,

mul. div

compare: slt, sltu

logical: and, or, xor, nor

shift: sll, srl, sra, sllv, srav, srlv


#### ADD vs. ADDU

- The designers of MIPs wanted to insure that the results of an instruction were always \*correct\* according to their specification
- This desire for correctness conflicts with the constraints of a finite representation, particularly in the case of some arithmetic operations. For example, adding two 32-bit numbers might result in a 33-bit result. Or even worse, when using a 2s-complement representation adding two positive numbers might result in a negative result. These anomalies are called \*OVERFLOWS\*
- Two ways to fix this:
  - Perform an explicit test either before or after every operation (expensive overhead)
  - Generate an \*Exception\* in the case of an overflow
- ADD generates exceptions on overflows
- ADDU does not generate exceptions on overflows
- Guess which one most compilers use?

# MIPS Shift Operations

Sample coded operation: SHIFT LOGICAL LEFT instruction

How are shifts useful?



This is peculiar syntax for MIPS, in this ALU instruction the rt operand precedes the rs operand. Usually, it's the other way around

Assembly: sll \$2,\$2,4 sll rd, rt, shamt

Assembly: sllv \$2,\$2,\$8 sllv rd, rt, rs


Reg[rd] = Reg[rt] << shamt
"Shift the contents of rt to the left
by shamt; store the result in rd"

\$2 Before: 0000000000000000111100101010 \$2 After: 0000000000000011110010100000 Reg[rd] = Reg[rt] << Reg[rs]

"Shift the contents of rt left by the contents of rs; store the result in rd"

# MIPS ALU Operations with Immediate

addi instruction: adds register contents, signed-constant:



Symbolic version: addi \$9, \$11, -3

addi rt, rs, imm: Reg[rt] = Reg[rs] + sxt(imm)

"Add the contents of rs to const; store result in rt"

Similar instructions for other ALU operations:

arithmetic: addi, addiu compare: slti, sltiu logical: andi, ori, xori, lui Immediate values are sign-extended for arithmetic and compare operations, but not for logical operations.



## Why Built-in Constants? (Immediate)

- Alternatives? Why not? Do we have a choice?
  - put constants in memory (was common in older instruction sets)
  - create more hard-wired registers for constants (like \$0).
- SMALL constants are used frequently (50% of operands)
  - In a C compiler (gcc) 52% of ALU operations involve a constant
  - In a circuit simulator (spice) 69% involve constants
  - e.g., B = B + 1; C = W & OxOOff; A = B + O;
- ISA Design Principle: Make the common cases fast
- MIPS Instructions:

addi	\$29, \$29, 4
slti	\$8, \$18, 10
andi	\$29, \$29, 6
ori	\$29, \$29, 4


How large of constants should we allow for? If they are too big, we won't have enough bits leftover for the instructions.

Why are there so many different sized constants in the MIPS ISA? Couldn't the shift amount have been encoded using the I-format?

One way to answer architectural questions is to evaluate the consequences of different choices using <u>carefully chosen</u> representative benchmarks (programs and/or code sequences). Make choices that are "best" according to some metric (cost, performance, ...).

## How About Larger Constants?

• In order to load a 32-bit constant into a register a two instruction sequence is used, "load upper immediate"



• Then must get the lower order bits right, i.e.,

ori \$8,\$8,0xaaaa

	1010101010101010	000000000000000	
ori	000000000000000	1010101010101010	
	1010101010101010	1010101010101010	

Reminder: In MIPS, Logical Immediate instructions (ANDI, ORI, XORI) \*DO NOT\* sign-extend their constant operand



#### First MIPS Program

(fragment)

Suppose you want to compute the following expression:

$$f = (g + h) - (i + j)$$

Where the variables f, g, h, i, and j are assigned to registers \$16, \$17, \$18, \$19, and \$20 respectively. What is the MIPS assembly code?

```
add $8,$17,$18 # (g + h)
add $9,$19,$20 # (i + j)
sub $16,$8,$9 # f = (g + h) - (i + j)
```

These three instructions are like our little ad-hoc machine from the beginning of lecture. Of course, assuming that all variables are in registers is rather limiting ....

Needed: instruction-set support for reading and writing locations in main memory...

#### MIPS Load & Store Instructions

MIPS is a LOAD/STORE architecture. This means that \*all\* data memory accesses are limited to load and store instructions, which transfer register contents to-and-from memory. ALU operations work only on registers.

lw rt, imm(rs) Reg[rt] = Mem[Reg[rs] + sxt(imm)]
 "Fetch into rt the contents of the memory location whose
 address is const plus the contents of rs"
 Abbreviation: lw rt, imm for lw rt, imm(\$0)

sw rt, imm(rs) 
$$Mem[Reg[rs] + sxt(imm)] = Reg[rt]$$

"Store the contents of rt into the memory location whose address is const plus the contents of rs"


Abbreviation: sw rt, imm for sw rt, imm (\$0)

BYTE ADDRESSES, but lw and sw 32-bit word access word-aligned addresses. The resulting lowest two address bits must be 0!

#### Storage Conventions

#### / Addresses assigned at compile time

- Data and Variables are stored in memory
- Operations done on registers
- Registers hold Temporary results



int	x,	у;
<b>y</b> =	x	+ 37;



Compilation approach: LOAD, COMPUTE, STORE

rs defaults to Reg[O] ex: x same as x(\$O)

#### MIPS Register Usage Conventions

By convention, the MIPS registers are assigned to specific uses, and names. These are supported by the assembler, and higher-level languages. We'll use these names increasingly.

Name	Register number	Usage		
\$zero	0	the constant ∨alue 0		
\$at	1	assembler temporary		
\$v0-\$v1	2-3	values for results and expression evaluation		
\$a0-\$a3	4-7	arguments		
\$t0-\$t7	8-15	temporaries		
\$s0-\$s7	16-23	saved		
\$t8-\$t9	24-25	more temporaries		
\$gp	28	global pointer		
\$sp	29	stack pointer		
\$fp	30	frame pointer		
\$ra	31	return address		

#### Capabilities thus far: Expression Evaluation

Translation of an Expression:

```
int x, y;
y = (x-3)*(y+123456)
        .word 0
\mathbf{x}:
        .word 0
y:
        .word 123456
                $t0, x
    lw
    addi
                $t0, $t0,
    1w
    lw
                $t1, $t1, $t2
   add
                $t0, $t0, $t1
   m11
                $t0, y
    SW
```

- VARIABLES are allocated storage in main memory
- VARIABLE references translate to LD or ST
- OPERATORS translate to ALU instructions
- SMALL CONSTANTS translate to ALU instructions w/ built-in "immediate" constant
- "LARGE" CONSTANTS translate to initialized variables or a LUI-ORI sequence

NB: Here we assume that variable addresses fit into 16-bit constants!

## Can We Run Any Algorithm?

#### Model thus far:

- Executes instructions sequentially -
- Number of operations executed = number of instructions in our program!





Good news: programs can't "loop forever"!

 Halting problem is solvable for our current MIPS subset!

#### Bad news:

- Straight-line code
- Can't do a loop
- Can't reuse a block of code





#### MIPS Branch Instructions

MIPS branch instructions provide a way of conditionally changing the PC to some nearby location...

```
I-type: OPCODE rs rt 16-bit signed constant
```

```
beq rs, rt, label # Branch if equal bne rs, rt, label # Branch if not equal

if (REG[RS] == REG[RT]) {
    PC = PC + 4*offset;
    }

Notice on memory references offsets are multiplied by 4 (unlike LW and SW). So, branch targets are restricted to word boundaries!
```

NB: Branch targets are specified RELATIVE to the current instruction. The assembler hides the calculation of these offset values from the user, by allowing them to specify a target address (usually a label) and it does the job of computing the offset's value. The size of the constant field (16-bits) limits the range of branches.

# MIPS Jumps

• The range of MIPS branch instructions is limited to approximately ± 32K instructions from the branch instruction. In order to branch farther an unconditional jump instruction is used.




• Instructions:

j	label
jа	l label
jr	\$t0
ja	lr \$t0,\$ra

```
# jump to label (PC = PC[31-28] || CONST[25:0]*4)
```

- # jump to label and store PC+4 in \$31
- # jump to address specified by a register's contents
- # jump to address specified by a register's contents

• Formats:



$$OP = O$$
  $r_s$   $O$   $O$   $O$  func = 8

$$OP = O \mid r_s \mid O \mid r_d$$

0

#### Now we can do a real program: Factorial...

#### Synopsis (in C):

- Input in n, output in ans
- r1, r2 used for temporaries
- follows algorithm of our earlier data paths.

#### MIPS code, in assembly language:

```
addi $t0, $0, 1

lw $t1, n

loop: beq $t1, $0, done

mul $t0, $t0, $t1

addi $t1, $t1, -1

beq $0, $0, loop

done: sw $t0, ans

...
```

123

.word

```
# t0 = 1
# t1 = n
# while (t1 != 0)
# t0 = t0 * t1
# t1 = t1 - 1
# Always branch
# ans = r1
```

int n, ans;

while (r1 != 0) {

r0 = r0 \* r1;

r1 = r1 - 1;

r0 = 1;

r1 = n;

n:

ans:

#### To summarize:

#### MIPS operands

Name	Example	Comments	
	\$s0-\$s7, \$t0-\$t9, \$zero,	Fast locations for data. In MIPS, data must be in registers to perform	
		arithmetic. MIPS register \$zero always equals 0. Register \$at is	
	\$fp, \$sp, \$ra, \$at	reserved for the assembler to handle large constants.	
	Memory[0],	Accessed only by data transfer instructions. MIPS uses byte addresses, so	
2 <sup>30</sup> memory	Memory[4],,	sequential words differ by 4. Memory holds data structures, such as arrays,	
words	Memory[4294967292]	and spilled registers, such as those saved on procedure calls.	

	MIPS assembly language				
Category	Instruction	Example	Meaning	Comments	
	add	add \$s1, \$s2, \$s3	\$s1 = \$s2 + \$s3	Three operands; data in registers	
Arithmetic	subtract	sub \$s1, \$s2, \$s3	\$s1 = \$s2 - \$s3	Three operands; data in registers	
	add immediate	addi \$s1, \$s2, 100	\$s1 = \$s2 + 100	Used to add constants	
	load word	lw \$s1, 100(\$s2)	\$s1 = Memory[\$s2 + 100	Word from memory to register	
	store word	sw \$s1, 100(\$s2)	Memory[\$s2 + 100] = \$s1	Word from register to memory	
Data transfer	load byte	lb \$s1, 100(\$s2)	\$s1 = Memory[\$s2 + 100	Byte from memory to register	
	store byte	sb \$s1, 100(\$s2)	Memory[\$s2 + 100] = \$s1	Byte from register to memory	
	load upper immediate	lui \$s1, 100	\$s1 = 100 * 2 <sup>16</sup>	Loads constant in upper 16 bits	
	branch on equal	beq \$s1, \$s2, 25	if (\$s1 == \$s2) go to PC + 4 + 100	Equal test; PC-relative branch	
Conditional	branch on not equal	bne \$s1, \$s2, 25	if (\$s1 != \$s2) go to PC + 4 + 100	Not equal test; PC-relative	
branch	set on less than	slt \$s1, \$s2, \$s3	if (\$s2 < \$s3) \$s1 = 1; else \$s1 = 0	Compare less than; for beq, bne	
	set less than immediate	slti \$s1, \$s2, 100	if (\$s2 < 100) \$s1 = 1; else \$s1 = 0	Compare less than constant	
	jump	j 2500	go to 10000	Jump to target address	
Uncondi-	jump register	jr \$ra	goto \$ra	For switch, procedure return	
tional jump	jump and link	jal 2500	\$ra = PC + 4; go to 10000 For procedure call		

# MIPS Instruction Decoding Ring

OP	000	001	010	<i>O</i> 11	100	101	110	111
000	ALU		j	jal	beq	bne		
001	addi	addiu	slti	sltiu	andi	ori	xori	lui
010								
<i>O</i> 11								
100				lw				
101				sw				
110								
111								

ALU	000	001	010	<i>O</i> 11	100	101	110	111
000	sll		<b>ørl</b>	sra	sllv		srlv	<b>srav</b>
001	jr	jalr						
010								
<i>O</i> 11	mul		div					
100	add	addu	sub	subu	and	or	xor	nor
101			slt	sltu				
110								
111								

#### Summary

- We will use a subset of MIPS instruction set as a prototype
  - Fixed-size 32-bit instructions
  - Mix of three basic instruction formats
    - R-type Mostly 2 source and 1 destination register
    - I-type 1-source, a small (16-bit) constant, and a destination register
    - J-type A large (26-bit) constant used for jumps
  - Load/Store architecture
  - 31 general purpose registers, one hardwired to 0, and, by convention, several are used for specific purposes.
- ISA design requires tradeoffs, usually based on
  - History
  - Art
  - Engineering
  - Benchmark results