Problem 1. “Simplified Shifts”

a) Since Lori’s implementation is intended to replace the original MIPS shift instructions, only minor changes are needed. Instead of feeding bits 25:21 into the ASEL mux, bits 10:6 would be used. Also, the constant ‘16’ no longer needs to be input to the ASEL mux. The Control Logic would need to be slightly modified in order to correctly support the new instructions.

b) Since the variable shift instructions are separate instructions from the shamt shift instructions, they will still work as normal. Since they use values from registers, control will set the ASEL mux to 0 (as they were originally), while Lori’s instructions will have ASEL set to 1.

c) No, the modifications in part a) are sufficient.

d) The new \texttt{lsl} instruction can load the given immediate value into any part of the word. The old \texttt{lui} instruction is a subset of \texttt{lsl}, as its functionality can be completely emulated.

e) It does not impact the data path at all, as the hardware to sign-extend the immediate value is already present. By using a signed immediate value, the resulting values would be both positive and negative. This could be helpful when computing memory offsets.

Problem 2. “Out of Control”

<table>
<thead>
<tr>
<th>Opcode</th>
<th>PCSEL</th>
<th>WASEL</th>
<th>SEXT</th>
<th>BSEL</th>
<th>WDSEL</th>
<th>Sub</th>
<th>Bool</th>
<th>Shift</th>
<th>Math</th>
<th>Wr</th>
<th>WERF</th>
<th>ASEL</th>
</tr>
</thead>
<tbody>
<tr>
<td>subsb</td>
<td>0</td>
<td>0</td>
<td>-</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>-</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>xor</td>
<td>0</td>
<td>0</td>
<td>-</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>-</td>
<td>00</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>addiu</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>sll</td>
<td>0</td>
<td>0</td>
<td>-</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>-</td>
<td>00</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>andi</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>-</td>
<td>00</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>lw</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>sw</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>-</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>j</td>
<td>2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>0</td>
<td>0</td>
<td>-</td>
</tr>
<tr>
<td>jal</td>
<td>2</td>
<td>-</td>
<td>-</td>
<td>0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>0</td>
<td>1</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>lui</td>
<td>0</td>
<td>1</td>
<td>-</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>2</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table>
Problem 3. Delayed Decisions

(A) What instruction format would the `abnz` instruction use?
   It should be encoded as an i-format.

<p>| | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>PCSEL</td>
<td>if Z = 0 else 1</td>
</tr>
<tr>
<td>WSEL</td>
<td>1</td>
</tr>
<tr>
<td>SEXT</td>
<td>1</td>
</tr>
<tr>
<td>BSEL</td>
<td>0</td>
</tr>
<tr>
<td>WDSEL</td>
<td>1</td>
</tr>
<tr>
<td>ALUFN</td>
<td>Sub = 0 / Bool = XX / Shift = 0 / Math = 1</td>
</tr>
<tr>
<td>Wr</td>
<td>0</td>
</tr>
<tr>
<td>WERF</td>
<td>1</td>
</tr>
<tr>
<td>ASEL</td>
<td>0</td>
</tr>
</tbody>
</table>

(C) We cannot subtract $rs$ from $rt$ using the current datapath. It would have to be modified to support this “reverse” subtraction.

(D) Steps `sum1` takes is (2+3N+2) while `sum2` takes (3+2N+2). For `sum2` to be at least 25% faster than `sum1`, N must be no less than 8.
   \[
   \frac{3N + 4}{3N + 4} - \frac{2N + 5}{3N + 4} \geq 0.25 \Rightarrow N \geq 8
   \]

(E) The branch decision is made at ALU stage. A straightforward implementation requires 2 delay slots. We need an adder and a comparator to compute the early branch decision. This implementation is complex when compared to `bne` and `beq`. It also requires more complex (slower) logic.

(F) standard:
   ```assembly
   addi $t0, $t0, 0     //sum stored in $t0
   addi $t1, $t1, 0     // i = 0
   addi $t2, $0, N      // N stored in $t2
   slt $t2, $t1, $t2
   beq $t2, $0, end
   loop: sll $t1, $t1, 2
   lw $t3, x($t1)
   add $t0, $t0, $t3       //sum = sum + x[i]
   addi $t1, $t1, 1        // i++
   addi $t2, $0, N      // N stored in $t2
   slt $t2, $t1, $t2
   bne $t2, $0, loop
   end:
   ```

abnz version:
   ```assembly
   addi $t0, $t0, 0     //sum stored in $t0
   addi $t1, $t1, 0     // i = 0
   addi $t2, $0, N      // N stored in $t2
   beq $t2, $t1, end
   loop: subi $t2, $0, N // -N stored in $t2
   sll $t1, $t1, 2
   lw $t3, x($t1)
   addi $t0, $t0, $t3    //sum = sum + x[i]
   addi $t1, $t1, 1     // i++
   abnz $t1, $t2, loop
   end:
   ```
Problem 4. Flexible Pipes

(A) In the original pipelined miniMIPS it will take 5 clock periods (T) to complete the first add and then 999 T to complete the rest. Thus the total time to process 1000 adds will be 1004T. In the modified miniMIPS it will take 4T for the first add and 999T for the rest. So the total time for this ‘improved’ version to complete 1000 adds will be 1003T, not much improvement over the regular pipelined miniMIPS.

(B) One instruction per clock period T.

(C) If an instruction that uses all 5 stages (e.g. lw/sw) is right before an instruction which only uses 4 stages (e.g. add/sub), then the second instruction will have to be stalled. For example:

lw $t0, x
add $t1, $t2, $t3

To execute this sequence correctly the pipeline diagram must look like this:

<table>
<thead>
<tr>
<th>Pipe Stage</th>
<th>t1</th>
<th>t2</th>
<th>t3</th>
<th>t4</th>
<th>t5</th>
<th>t6</th>
</tr>
</thead>
<tbody>
<tr>
<td>IF</td>
<td>lw</td>
<td>add</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RF</td>
<td>lw</td>
<td>add</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ALU</td>
<td>lw</td>
<td>add</td>
<td>add</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>MEM</td>
<td></td>
<td>lw</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>WB</td>
<td></td>
<td></td>
<td>lw</td>
<td></td>
<td>add</td>
<td></td>
</tr>
</tbody>
</table>

The stall happens when the add instruction does not move to the next stage between t4 and t5.

(D) If all we ever executed were single 4-stage instructions such as add, then Bud’s idea would improve performance by 20%. In reality, however, we execute programs with many instructions. If these instructions are all 4-stage instructions, then, as shown in part (A) the performance improvement is insignificant. If these instructions are intermixed 4-stage and 5-stage instructions, then, as part (C) showed, there isn’t going to be any performance improvement.
Problem 5. Stage Three

(A)

\[
\begin{align*}
\text{addi } & \quad \text{at}, \quad 0, \quad \text{offset} \\
\text{lw} & \quad t0, \quad (\text{at}) \\
\text{addi} & \quad \text{at}, \quad 0, \quad \text{offset} \\
\text{sw} & \quad t0, \quad (\text{at})
\end{align*}
\]

(B)

One bypass path from the output of WDSEL MUX to the input of ASEL MUX, and WDSEL MUX to the input of BSEL MUX. The following sequence uses both two bypass paths:

\[
\begin{align*}
\text{lw} & \quad t0, \quad (\text{at}) \\
\text{add} & \quad t1, \quad t0, \quad t0 \\
\text{jal} & \quad \text{loop} \\
\text{nop} & \quad t0, \quad t1, \quad t1
\end{align*}
\]

We need one more bypass path to support jal operation, which comes from PC\text{REG} to the inputs of ASEL and BSEL MUXs:

\[
\begin{align*}
\text{jal} & \quad \text{loop} \\
\text{nop} & \quad t0, \quad t1, \quad t1
\end{align*}
\]

(C)

It does not require interlock because memory instruction (lw/sw) is only offset from the next instruction by one step.