ALMOST OVER





2) Final Exam on Saturday at 8am 50 questions - Open book, open notes, open internet ~25 on pipelining, pipelining CPUs, caches, virtual memory ~25 on earlier course material



Dynamic

RAM

USING CACHES WITH VIRTUAL MEMORY

Virtual Cache Tags match virtual addresses



CACHE

Disk

These TAGs are physical, they hold addresses after translation.

MMU

CPU





- after context switch
 - SLOW: MMU time on HIT

Physically addressed Caches are the trend, because they better support parallel processing

- Problem: cache becomes invalid after context switch
- FAST: No MMU time on HIT

BEST OF BOTH WORLDS





OBSERVATION: If cache line selection is based on unmapped page offset bits, RAM access in a physical cache can overlap page map access. Tag from cache is compared with physical page number from MMU.

Want "small" cache index / small page size \rightarrow go with more associativity



POWER OF CONTEXTS: SHARING A CPU



Every application can be written as if it has access to all of memory, without considering where other applications reside.

More than Virtual Memory A VIRTUAL MACHINE

I. TIMESHARING among several programs --

- · Programs alternate running in time slices called "Quanta"
- · Separate context for each program
- · OS loads appropriate context into pagemap when switching among pgms
- 2. Separate context for OS "Kernel" (eq. interrupt handlers)...
 - · "Kernel" vs "User" contexts
 - · Switch to Kernel context on interrupt;
 - · Switch back on interrupt return.



BUILDING A VIRTUAL MACHINE



Goal: give each program its own "VIRTUAL MACHINE"; programs don't "know" about each other ...

Abstraction: create a PROCESS, with its own

- · context (pagemap)
- machine state: r0, ..., r16, psr
 context (pagemap)
 virtual 1/0 devices (console...)
- · stack

MULTIPLEXING THE CPU



Running in process #0 Stop execution of process #0 either because of explicit yield or some sort of timer interrupt; trap to handler code, saving current PC in \$27 (\$ki)

First: save process #0 state 3. (regs, context) Then: load process #1 state (reqs, context)

4. "Return" to process #1: just like a return from other trap handlers (ex. jr \$27) but we're returning from a different trap than happened in step 2!

Running in process #1 5.

And, vice versa. Result: Both processes get executed, and no one is the wiser 12/05/2018

Comp 411 - Fall 2018



EXTERNAL (ASYNCHRONOUS) INTERRUPTS

Example:

System maintains current time of day (TOD) count at a well-known memory location that can be accessed by programs. This value must be updated periodically in response to A clock "interupt" triggered perhaps 100 times per second.

Program A (Application)

- · Executes instructions of the user program.
- · Doesn't want to know about clock interrupts
- · Checks TOD by examining the memory location.

Clock Handler

- · GUTS: Sequence of instructions that increments TOD. Written in C.
- Entry/Exit sequences save & restore interrupted state, call the C handler. Written as assembler "stubs".

INTERRUPT HANDLER CODING

"Interrupt stub" (written in assembly)

| Clock_h | : mov | r0,#User |
|---------|-------|--|
| | mov | r1,16 |
| save: | ldr | r2,[sp,r1,ls1 #2] |
| | str | r2,[r0,r1,ls1 #2] |
| | subs | r1,r1,#1 |
| | bne | save |
| | bl | Clock_Handler |
| | mov | r0,#User |
| | mov | r1,16 |
| restore | : ldr | r2,[r0,r1,ls1 #2] |
| | str | r2,[sp,r1,ls1 #2] |
| | subs | r1,r1,#1 |
| | bne | restore |
| | mov | r0,#UMODE |
| | msr | r0,PSR |
| | lrmfd | sp!,{r0,r1,r2,r3,r4,r5,r6,r7,r8,r9,r10,r11,r12,sp,lp,pc} |

Handler (written in C)

```
long TimeOfDay;
struct Mstate { int R1,R2,...,SP,LP,PC } User;
/* Executed 100 times/sec */
Clock_Handler() {
   TimeOfDay = TimeOfDay + 10; // in milliseconds
}
```

TIME-SHARING THE CPU

We can make a small modification to our clock handler implement time sharing.



SIMPLE TIMESHARING SCHEDULER

long TimeOfDay; struct Mstate { int R1,R2,...,SP,LP,PC } User;

(PCB = Process Control Block)

```
struct PCB {
  struct MState State;
                                /* Processor state
                                                     */
                                /* VM Map for proc
                                                     */
  Context PageMap;
                                /* Console number
                                                     */
  int DPYNum;
                                                     */
                                 /* one per process
} ProcTbl[N];
                                 /* "Active" process
int Cur = 0;
                                                     */
Scheduler() {
  ProcTbl[Cur].State = User; /* Save Cur state */
                                /* Incr mod N */
  Cur = (Cur+1) % N;
                                /* Install for next User */
  User = ProcTbl[Cur].State;
}
```

AVOIDING RE-ENTRANCE

Handlers which are interruptable are called RE-ENTRANT, and pose special problems... miniARM, like many systems, disallows reentrant interrupts! Mechanism: Interrupts are disabled in "Kernel Mode":



OTHER INTERRUPT SOURCES

Asynchronous Inputs: Keyboard, mouse events, disk access, etc.

Ex: On a keystrike a special type of handler called a "device driver" saves the key-code at a known location (much like the TimeOfDay variable), and clears a "buffer empty" flag.

User code reads this value when needed from the known location. But, if no key has been struck, what then?



WAITING IS WASTEFUL

The user code could sit in a loop waiting for the buffer-empty location to be cleared. This is called a "spin-lock".

This procedure is possibly user code.

```
keycodeType ReadKey()
{
    int kbdnum = ProcTbl[Cur].DPYNum;
    while (BufferEmpty(kbdnum)) {
        /* Nothing to do but wait */
    }
    return ReadInputBuffer(kbdnum);
}
```

Wastes CPU cycles until quantum is over.



READKEY SYNCHRONOUS SYSCALL

This procedure is performed as a kernel service...

```
keycodeType ReadKey_Handler()
{
    int kbdnum = ProcTbl[Cur].DPYNum;
    if (BufferEmpty(kbdnum)) {
        User.pc = User.pc - 4;
        Scheduler();
    }
    return ReadInputBuffer(kbdnum);
}
```

BETTER: On 1/O wait, YIELD remainder of time slot (quantum):

```
RESULT: Better CPU utilization! Samples event every quantum.
FALLACY: Timesharing causes a CPUs to be less efficient
```

SOPHISTICATED SCHEDULING

To improve efficiency further, we can avoid scheduling processes in prolonged 1/0 wait:

- · Processes can be in ACTIVE or WAITING ("sleeping") states;
- · Scheduler cycles among ACTIVE PROCESSES only;
- Active process moves to WAITING status when it tries to read a character and buffer is empty;
- Waiting processes each contain a code (eq. in PCB) designating what they are waiting for (eq. keyboard N);
- Device interrupts (eg. on keyboard N) move any processes waiting on that device to ACTIVE state.

UNIX kernel utilities:

- sleep(reason) Puts CurProc to sleep. "Reason" is an arbitrary binary value giving a condition for reactivation.
- wakeup(reason) Makes active any process in sleep(reason).



12/05/2018

Comp 411 - Fall 2018

SYSTEMS: 2018

Tablet computing, Client computing (Chrome, HTML 5), Cloud computing, E-commerce, Android, Arduino, 10T, Wireless, Streaming Media, ...

Von Neumann Architectures, Multi-Core Procedures, Objects, Processes (hidden: pipelining, superscalar, SIMD, ...)

CMOS: 4.3 billion transistors/chip (2018 G-core/12 thread Kaby Lake) 10x transistors every 5 years 1% performance/week!

Comp 411 - Fall 2018

12/05/2018

SYSTEMS 2025?

To predict his stuff, follow the news and think creatively



Comp 411 - Fall 2018

WHAT NEXT? SOME OPTIONS ...

