
### MEMORY HIERARCHY + CACHING



It makes me look faster, don't you think?








- Memory Flavors
- Principle of Locality
- Memory Hierarchies
- Caches
- Associativity
- Write-through
- Write-back

# ALL MEMORIES AREN'T CREATED EQUAL






Quantity vs Speed...

Memory systems can be either:
• BIG and SLOW...

· SMALL and FAST.




11/30/2018

Comp 411 - Fall 2018

# TRICKS FOR INCREASING THROUGHPUT





### ANOTHER TRICK



Address[31:4] Addr Addr Addr Addr MEM MEM MEM MEM. Data Data Data Data Address[3:2] Where did if only the lower order Address[1:0] 40? addresses change, we need only wait the T<sub>pd</sub> of the mux.

The second thing that should try when asked to speed up a digital design...


# Interleaving

Accessing 4 memories at the same time has 4x the throughput. Also, every 4th word is in a different memory.

A limitation of both pipelining and interleaving is their assumption that addresses are sequential!

Which is approximately true!

# TYPICAL MEMORY REFERENCE PATTERNS



#### MEMORY TRACE -

A temporal sequence of memory references (addresses) from a real program.

#### TWO KEY OBSERVATIONS:

#### TEMPORAL LOCALITY -

If an item is referenced, it will tend to be referenced again soon

#### SPATIAL LOCALITY -


If an item is referenced, nearby items will tend to be referenced soon.

# EXPLOITING THE MEMORY HIERARCHY



# Approach I (Cray, others): Expose Hierarchy


- · Registers, Main Memory, Disk each available as storage alternatives;
- · Tell programmers: "Use them wisely"



#### Approach 2: Hide Hierarchy

· Programming model: SINGLE kind of memory, single address space.

 Machine AUTOMATICALLY assigns locations to fast or slow memory, depending on usage patterns.




11/30/2018

Comp 411 - Fall 2018

### THE CACHE CONCEPT:



#### PROGRAM-TRANSPARENT MEMORY HIERARCHY



Cache contains TEMPORARY COPIES of selected main-memory locations... eg. Mem[100] = 37 GOALS:

1) Improve the average access time

 $\alpha$  HIT RATIO: Fraction of refs found in CACHE.

 $(1-\alpha)$  MISS RATIO: Remaining references.

$$t_{ave} = \alpha t_c + (1-\alpha)(t_c + t_m) = t_c + (1-\alpha)t_m$$

2) Transparency (compatibility, programming ease)

Challenge: Make the hit ratio,  $\alpha$ , as high as possible.

Why, on a miss, do I incur the access penalty for both main memory and cache?



# HOW HIGH OF A HIT RATIO?



Suppose we can easily build an on-chip static memory with a 800 ps access time, but the fastest dynamic memories that we can buy for main memory have an average access time of 10 ns. How high of a hit rate do we need to sustain an average access time of 1 ns?

Solve for 
$$\alpha$$
:  $t_{ave} = t_c + (1-\alpha)t_m$   
 $\alpha = 1 - (t_{ave} - t_c)/t_m = 1 - (1-0.8)/10 = 98\%$ 


Wow, caches really need to be good! And they are!



### BASIC CACHE ALGORITHM



memory address.



Cache-lines might contain multiple sequential words from memory, thus amortizing the number of tag bits per data bits.

ON REFERENCE TO Mem[X]: Look for X among cache tags...

"X" here is a

HIT: X == TAG(i), for some cache line i

READ: return DATA(i) WRITE: change DATA(i);

Start Write to Mem(X)

MISS: X not found in any TAG of the cache

REPLACEMENT SELECTION:

Select some LINE k to hold Mem[X] (Allocation)

READ: Read Mem[X]

Set TAG(k)=X, DATA(K)=Mem[X]

WRITE: Start Write to Mem(X)


Set TAG(k)=X, DATA(K)= new Mem[X]

Comp 411 - Fall 2018

### SEARCHING FOR TAGS



Associativity: Degree of parallelism used to lookup tags




### THE OTHER EXTREME



Direct-mapped: If it is in cache it is in exactly one place

Non-associative or "one-way" associative. No parallelism. Uses only one *comparator* and ordinary RAM for tags:



Low-cost leader:

Direct-mapped caches require a means for translating "Memory Addresses" to "Cache Addresses". A simple hash function.

#### DIRECT-MAPPED EXAMPLE



With 8-byte lines, 3 low-order bits determine the byte within the line.

With 4 cache lines, the next 2 bits can be used to decide which line to use

$1024_{10} = 100000000000_2 \rightarrow line = 00_2 = 0_{10}$
$1000_{10} = 011111101000_2 \rightarrow line = 01_2 = 1_{10}$
$1040_{10} = 10000010000_2 \rightarrow line = 10_2 = 2_{10}$

	_	Cache	
Line 0	1024	44	99
Line 1	1000	17	23
Line 2	1040	1	4
Line 3	1016	29	38
1	Tag	Da	ata

1000	17
1004	23
1008	11
1012	5
1016	29
1020	38
1024	44
1028	99
1032	97
1036	25
1040	1
1044	4

Memory

# DIRECT-MAPPED MISS



#### What happens when we now ask for address 1008?

$$1008_{10} = 011111110000_2 \rightarrow line = 10_2 = 2_{10}$$

#### but earlier we put 1040 there...

$$1040_{10} = 10000010000_2 \rightarrow line = 10_2 = 2_{10}$$

		Cache	
Line 0	1024	44	99
Line 1	1000	17	23
Line 2	1008	11	5
Line 3	1016	29	38
'	Tag	Da	ata

N	<del>lemor</del>	y
	17	

1000	17
1004	23
1008	11
1012	5
1016	29
1020	38
1024	44
1028	99
1032	97
1036	25
1040	1
1044	4

# FULLY-ASSOC. VS. DIRECT-MAPPED



#### Fully-associative N-line cache:

- N tag comparators, registers used for tag/data storage (\$\$\$)
- Location A can be stored in ANY of the N cache lines; no "collisions"
- Needs a replacement strategy to pick which line to use when loading new word(s) into cache



🏅 🗘 COLLISIONs occur when there are multiple items that we'd like to keep cached, we have room, but our management policies only keeps a subset of them.

#### Direct-mapped N-line cache:


- One tag comparator, SRAM used for tag/data storage (\$)
- Location A is stored in a SPECIFIC line of the cache determined by its address; address "collisions" possible
- Replacement strategy not needed: each word can only be cached in one specific cache line

Is there something in-between?




# N-WAY SET-ASSOCIATIVE CACHE





# ASSOCIATIVITY VS. MISS RATE





8-way is (almost) as effective as fully-associative

### HANDLING WRITES



Observation: Most (80+%) of memory accesses are READs, but writes are essential. How should we handle writes?

#### Policies:

- WRITE-THROUGH: CPU writes are cached, but also written to main memory (stalling the CPU until write is completed). Memory always holds "the truth".
- WRITE-BACK: CPU writes are cached, but not immediately written to main memory. Memory contents can become "stale".

#### Additional Enhancements:

 WRITE-BUFFERS: For either write-through or write-back, writes to main memory are buffered. CPU keeps executing while writes are completed (in order) in the background.

What combination has the highest performance?

### WRITE-THROUGH



```
ON REFERENCE TO Mem[X]: Look for X among tags...
```

HIT: X == TAG(i), for some cache line i

READ: return DATA[i]

WRITE: change DATA[i]; Start Write to Mem[X]

MISS: X not found in TAG of any cache line

REPLACEMENT SELECTION:

Select some line k to hold Mem[X]

READ: Read Mem[X]

Set TAG[k] = X, DATA[k] = Mem[X]

WRITE: Start Write to Mem[X]

Set TAG[k] = X, DATA[k] = new Mem[X]

# WRITE-BACK



```
ON REFERENCE TO Mem[X]: Look for X among tags...
```

HIT: X = TAG(i), for some cache line 1

READ: return DATA(i)

WRITE: change DATA(i); Start Write to Mem[X]

MISS: X not found in TAG of any cache line

REPLACEMENT SELECTION:

Select some line k to hold Mem[X]

Write Back: Write Data(k) to Mem[Taq[k]]


READ: Read Mem[X]

Set TAG[k] = X, DATA[k] = Mem[X]

WRITE: Start Write to Mem[X]

Set TAG[k] = X, DATA[k] = new Mem[X]

# WRITE-BACK W/ "DIRTY" BITS



What if the cache has a block—size larger than one?

A) If only one word in the line is modified, we end up writing back ALL words

ON REFERENCE TO Mem[X]: Look for X among tags...

HIT: X = TAG(i), for some cache line 1

READ: return DATA(i)

WRITE: change DATA(i); Start Write to Mem[X], D[i]=1

MISS: X not found in TAG of any cache line

REPLACEMENT SELECTION:

Select some line k to hold Mem[X]

If D[k] == 1 the Write Data(k) to Mem[Tag[k]]

READ: Read Mem[X]; Set TAG[K] = X, DATA[K] = Mem[X], FUELWATT

WRITE: Start Write to Mem[X], D[k]=1

Set TAG[k] = X, DATA[k] = new Mem[X], Read Mem[X]



B) On a MISS, we need to READ the line IBEFORE WEIWRITE it.

### CACHE DESIGN SUMMARY



Various design decisions the affect cache performance

- Block size, exploits spatial locality, saves tag H/W, but, if blocks are too large you can load unneeded items at the expense of needed ones
- Write policies
- Write-through Keeps memory and cache consistent, but high memory traffic
- Write-back allows memory to become STALE, but reduces memory traffic

No simple answers, in the real-world cache designs are based on simulations using memory traces.