


### MEMORY, LATCHES, + REGISTERS




- 1) Structured
  - Logic Arrays
- 2) Memory Arrays
- 3) Transparent Latches
- 4) Saving a few bucks
  - at toll booths
- 5) Edge-triggered Registers

Friday's class will be a lecture rather than a Lab!



## GENERAL TABLE LOOKUP SYNTHESIS




Generalizing:

Remember from a few lectures ago that, in theory, we can build any 1-output combinational logic block with multiplexers.

For an N-input function we need a  $\__{----}^{2N}$  input multiplexer.

BIG Multiplexers? How about 10-input function? 20-input?







Multiplexers can be partitioned into two sections.


A DECODER that identifies the desired input, and

a SELECTOR that enables that input onto the output.

Hmmm, by sharing the decoder part of the logic MUXs could be adapted to make lookup tables with any number of outputs



#### A NEW COMBINATIONAL DEVICE




DECODER: k SELECT inputs, N = 2<sup>k</sup> DATA OUTPUTs. Selected D<sub>i</sub> HIGH; all others LOW.

Now, we are well on our way to building a general purpose table-lookup device.

We can build a 2-dimensional ARRAY of decoders and selectors as follows ...

Have I mentioned that HIGH is a synonym for 'l' and LOW means the same as 'O'






We can build a general purpose "table-lookup" device called a Read-Only Memory (ROM), from which we can implement any truth table and, thus, any combinational device

Made From PREWIRED connections (), and CONFIGURABLE connections that can be either connected or not connected (). 10/31/2018 Comp 411 - Fall 2018



## ROM IMPLEMENTATION DETAILS



# LOGIC ACCORDING TO ROMS



ROMs ignore the structure of combinational functions ...

- Size, layout, and design are independent of function
- Any Truth table can be "programmed" by minor reconfiguration:
  - Metal layer (masked ROMs)
  - Fuses (Field-programmable PROMs)
  - Charge on Floating gates (EPROMs) ... etc.
- Model: LOOK UP value of function in truth table... Inputs: "ADDRESS" of a T.T. entry,

ROM SIZE = # TT entries...


... For an N-input boolean function, size =  $2^{N} \times #outputs$ 

#### EXAMPLE: 7-SIDED DIE




What nature can't provide... electronics can (and with the same number of LEDs!).

We want to construct a die with the following sides:




An array of LEDs, labeled as follows, can be used to display the outcome of the die:



#### ROM-BASED DESIGN






9



U X

Z

## A SIMPLE ROM IMPLEMENTATION



A	В	<i>C</i>	T/Z	U/Y	V/X	W
0	0	0	0	0	0	0
0	0	1	ο	0	0	1
0	1	0	0	1	0	0
0	1	1	ο	1	0	1
1	0	0	1	1	0	0
1	0	1	1	1	0	1
1	1	0	1	1	1	0
1	1	1	1	1	1	1

#### That was Easy!


ROMs are even more flexible than MUXes, because you can design the H/W first, and figure out the logic later!

This is the essence of programmability: "LATE-BINDING" logic specification.

# "PROGRAMMABLE" LOOK-UP TABLES




Remember, EVERY combinational circuit can be expressed as a lookup table. As a result a ROM is a universal logic device. Unfortunately, the ROMs we've built thus far are "HARDWIRED". That is, the function that they compute is encoded by the pull-down transistors that are built into the OR-plane of the ROM. What we'd really like is a combinational gate that could be reconfigured dynamically. For this we'll need some form of storage.





We've chosen to encode information using voltages and we know from physics that we can "store" a voltage as "charge" on a capacitor:



To write:

Drive bit line, turn on access FET, force storage cap to new voltage To read:

precharge bit line, turn on access FET, detect (small) change in bit line voltage

Pros:

• compact!

Cons

- it leaks!  $\Rightarrow$  refresh
- complex interface
- reading a bit, destroys it


(you have to rewrite the value after each read)


• it's NOT a digital circuit

This storage circuit is the basis for commodity DRAMs












## A "DIGITAL" STORAGE ELEMENT


It's also easy to build a settable DIGITAL storage element (called a latch) using a MUX and FEEDBACK:



## A LOOK UNDER THE COVERS




Let's take a quick look at the equivalent circuit for our MUX when the gate is LOW (the feedback path is active)






BIG IDEA: use positive feedback to maintain storage indefinitely. Our logic gates are built to restore marginal signal levels, so noise shouldn't be a problem!



Comp 411 - Fall 2018



"static" means latch will hold data (i.e., value of Q) while G is inactive, however long that may be.


Comp 411 - Fall 2018

# A DYNAMIC DISCIPLINE



Design of sequential circuits MUST guarantee that inputs to sequential devices are valid and stable during periods when they may influence state changes. This is assured with additional





t<sub>cD</sub>: minimum contamination delay

the soonest that an output will change in response to an input changing maximum propagation delay

the latest that an output will become valid in response to an input changing

These relate to

τ<sub>PD</sub>:

These timina

specs relate

changes in

inputs to

changes in

output

changes between

inputs

 $t_{PULSE}$ : minimum pulse width

quarantee G is active for long enough for latch to capture data

t<sub>SETUP</sub>: setup time

guarantee that D value has propagated through feedback path before latch closes


#### $\mathbf{t}_{\mathrm{HOLD}}$ : hold time

guarantee latch is closed and Q is stable before allowing D to change 10/31/2018 Comp 411 - Fall 2018



We need to

#### STORAGE ALONE IS NOT ENOUGH!





### FLAKEY CONTROL SYSTEMS





### FLAKEY CONTROL SYSTEMS

TOLL Here's a strategy for saving 2 bucks the next time you find yourself at a toll booth! 411 - Fall 2018 




## FLAKEY CONTROL SYSTEMS

Here's a strategy for saving 2 bucks the next time you find yourself toll booth


WARNING: Professional Drivers Used! Don't try this At home!

TOLL

























































The Solution: Add two gates and only open one at a time. (Psst., Don't tell the toll folks)






The Solution: Add two gates and only open one at a time. (Psst... Don't tell the toll folks)





The Solution: Add two gates and only open one at a time.






The Solution: Add two gates and only open one at a time.





The Solution: Add two gates and only open one at a time. (Psst... Don't tell the toll Folks)



#### KEY: At no time is there an open path through both gates...




#### EDGE-TRIGGERED FLIP FLOP

LOGICAL "ESCAPEMENT"

Transitions mark

instants, not


intervals




#### Observations:

only one latch "transparent" at any time

- primary closed when replica is open (CLK is high)
  - replica closed when primary is open (CLK is low)
- no combinational path through flip flop
- Q only changes shortly after 0→1 transition of CLK, so Flip flop appears to be "triggered" by rising edge of CLK








 Must allow time for the input's value to propagate to the Primary's output while CLK is LOW.

This is called "SET-UP" time (How long a D input must valid before the clock rises)
Must keep the input stable, just after CLK transitions to HIGH. This is insurance in case the Replica's gate opens just before the Primary's gate closes.

· This is called "HOLD-TIME" (How long a D input must "remain" valid after the clock rises)

· Can be zero (or even negative!)

Assuring "set-up" and "hold" times is what limits a computer's performance



#### $t_{PD}$ : maximum propagation delay, CLK $\rightarrow$ Q

#### t<sub>SETUP</sub>: setup time

guarantee that D has propagated through feedback path before primary closes

#### t<sub>HOLD</sub>: hold time

guarantee primary is closed and data is stable before allowing D to change

#### SUMMARY

- Regular Arrays can be used to implement arbitrary logic functions
- ROMs decode every input combination (fixed-AND array) and compute the output for it (customized-OR array)
- Memories
  - ROMs are HARDWIRED memories
  - RAMs include storage elements at each WORD-line and BIT-line intersection
    - dynamic memory: compact, only reliable short-term
    - static memory: controlled use of positive feedback
- Level-sensitive D-latches for static storage
- Dynamic discipline (setup and hold times)

