# ALL THE GATES



There are only 16 possible 2-input gates... Let's examine all of them. Some we already know, others are just silly.



How many of these gates can be implemented using a single CMOS gate?

> N-FETs can only pull the ouput to "O", and only if one or more of their inputs is a "l".

P-FETs can only pull the ouput to "I", and only if one or more of their inputs is a "0".

Do we really need all of these gates?

Nope! Once we realize that we can describe all of them using just NOT, followed by AND, followed by OR. Comp 411 - Fall 2018 10/17/2018

# COMPOSING GATES TO BUILD OTHERS



Let's start with a couple of basics, AND and OR. Each can be constructed using a pair of CMOS gates, AND is just NAND with an inverter, and OR is just NOR with an inverted output.



Comp 411 - Fall 2018



## COMPOSING ARBITRARY GATES



How many different gates do we really need?

We can always do it with 3 different types of gates (AND, OR, INVERT), and sometimes with 2, but, can we use fewer? The TRICK is to OR the ANDs of all input combinations that generate an output of "I". You don't need the OR gate if only one input combination results in a "I".

You need Inverters to handle input combinations involving "0"s, ANDs, and ORs.

# ONE WILL DO!

NANDs and NORs are UNIVERSAL!

A UNIVERSAL gate is one that can be used to implement \*ANY\* COMBINATIONAL FUNCTION. There are many UNIVERSAL gates, but not all gates are UNIVERSAL



Q: What is a COMBINATIONAL FUNCTION? A: Any function that can be written as a truth table.



Ah!, but what if we want more than 2-inputs?

# A FEW MORE GATES





# STUPID GATE TRICKS



Suppose we have some 2-input XOR gates:  $A = D - C \qquad t_{pd} = 1 \text{ nS} \qquad 0 \qquad 0 \qquad 0$   $A = D - C \qquad t_{pd} = 1 \text{ nS} \qquad 0 \qquad 1 \qquad 1$ And we want an N-input XOR:  $A = 1 \qquad 0 \qquad 0 \qquad 0$   $A = 1 \qquad 0 \qquad 1 \qquad 1$ 



output = 1 iff number of "I"s input is ODD ("PARITY")

t<sub>pd</sub> = N nS -- WORST CASE.

Can we compute an N-input XOR faster?



# I THINK THAT I SHALL NEVER SEE

A GATE LOVELY AS A ...

EVERY N-Input Combinational function be implemented using only 2-input gates? But, it's handy to have gates with more than 2-inputs when log<sub>2</sub>N N-input TREE has O( \_\_\_\_\_ ) levels... needed. Signal propagation takes O( log N\_ ) gate delays.

# A SYSTEMATIC DESIGN APPROACH



#### **Truth Table**

С	В	A	У
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1
-it's systematic!			

-it's systematic! -it works! -it's easy! -we get to go home!

10/17/2018

1) Write the functional spec as a truth table

- 2) Write down a Boolean expression for every "in the output
  - Y = (!C && !B && A) || (!C && B && A) || (C && B && !A) || (C && B && A)
- 3) Wire up the ideal gates, replace them with equivalent realizable gates, call it a day, and go home!

This approach will always give us logic expressions in a particular form: SUM-OF-PRODUCTS

8



# STRAIGHTFORWARD SYNTHESIS

We can implement

SUM-OF-PRODUCTS

with just 3 levels of logic.

INVERTERS/AND/OR





# OTHER USEFUL CMOS GATES

AOI (AND-OR-INVERT)



### OAI (OR-AND-INVERT)

Β





AOI and OAI structures can be realized as a single CMOS gate. However, their function is equivalent to 3 levels of logic.

An OAI's DeMorgan equivalent is usually easier to think about.





Based on C, select the A or B input to be copied to Y.





Υ<sub>0-3</sub>

# MUX COMPOSITIONS AND SHORTCUTS





#### A 4-bit wide 2-input Mux



# MUX FUNCTION SYNTHESIS



Consider implementation of some arbitrary Combinational function, F(A,B,C)... using a MULTIPLEXER as the only circuit element:



Comp 411 - Fall 2018

# MUX LOGIC TRICKS



We can apply certain optimizations to MUX Function synthesis



#### 6

# Binary Circuits that: ADD

NEXT TIME

## SUBTRACT SHIFT



