BRANCH INSTRUCTIONS



Standard branch instructions, B<suffix> and BL<suffix>, change the PC based on the PCR. The next instruction's address is found by adding a 24-bit signed 2's complement immediate value multiplied by 4 to the PC+8, giving a range of +/- 32 Mbytes. Larger branches use the BX<suffix> instruction, where the next instruction's address is from a register.



BRANCH EXAMPLES





A SIMPLE PROGRAM





is an initial value for RIS (PC)

LOAD AND STORES IN ACTION



An example of how loads and stores are used to access arrays.

Java/C:	Assemb	ply:		<u>miniARM</u>	
<pre>int x[10]; int sum = 0;</pre>	x: sum:	.word 1 .word 0	,3,5,7,9,	11,13,15,1	7,19
for (int i = 0; i < 10; i++) sum += x[i];	main:	mov mov ldr	r0,#x r1,#sum r2,[r1] r2 #0	; base of	×
In addition to instructions and labels, assemblers also allow for certain "directives", like ".word" and ".space" that initialize memory, allocate space, and set the address where instructions should be loaded.	for:	ldr add add cmp blt str	r4, [r0, r r2, r2, r4 r3, r3, #1 r3, #10 for r2, [r1]	, 13 18 1 -3,1s1 #2] 4	
	halt:	b	halt		

09/10/2018

5

NEXT TIME

We'll write more Assembly programs

Still some loose ends

• Multiplication? Division? Floating point?







ASSEMBLING THE LAST FEW BITS



- Multiplication
- Division
- Block transfers
- Calling procedures
- Usage conventions

Need to get back in stride... Expect some schedule changes to accomedate Florence.

Friday's class meeting will be part Lecture, part Lab.

Problem Set #1 is due before midnight (9/19)

SOME "ODD" INSTRUCTIONS



The ARM multiply instruction was kind of an afterthought. It is "shoe-horned-in" using unused R-type encodings.



DIVISION, NOT ONE

ARMV7 does not provide a DIVIDE instruction. Reasons?

- 1. Divisions often require multiple cycles
- 2. Integer divisions provide two results, a quotient and a remainder
- 3. Divisions by known constants can be implemented via multiplication and shifts
- 4. In floating point I/y is easy to compute, so the product x/y = x*(I/y) is often the implementation of choice
- 5. Usually implemented as a function.





ANOTHER "ODD" INSTRUCTION



ARM also provides an instruction that swaps the contents of registers with a memory location.



BLOCK TRANSFERS



Arm provides a useful instruction for storing multiple registers into memory sequentially. It shares some commonality with the LDR and STR instructions.

	4	3	1	1	1	1	1	4	16
B type:	1110	100	Ρ	U	0	1	Г	Rn	Register Vector

L	Р	U	Instruction
1	0	1	LDMFD Rn!, {list of regs} ; save regs to increasing addresses
0	1	0	SRMFD Rn!, {list of regs} ; load regs from decreasing addresses

Examples:

SRMFD SP!, {R4,R5,R6,LP}

LRMFD SP!, {R4,R5,R6,PC}

CONDITIONAL EXECUTION



Recall how branch instructions could be executed conditionally, based on the status flags set from some previous instruction. Also recall that, while condition flags are generally set using CMP or TST instructions, many *instructions* can be used to set status flags. Actually, there is full symmetry. Most instructions, in addition to branches can also be **executed conditionally**.

R type:	Cond	000	Opcode		S	Rn	Rd	Shift	L A	0	Rm		
I type:	Cond	001		Opcode		S	Rn	Rd	Rotate		lmm8		
D type:	Cond	010	1	U	0	0	L	Rn	Rd	Imm12		2	
X type:	Cond	011	1	U	0	0	L	Rn	Rd	Shift	L A	0	Rm
B type:	Cond	101	L		Imm24								
0000 - EQ - equals 1000 - HI - higher (unsigned) 0001 - NE - not equals 1000 - HI - higher (unsigned) 0010 - CS - carry set 1001 - LS - lower or same (unsigned) 0011 - CC - carry clear 0100 - MI - negative 1011 - LT - less than (signed) 0101 - PL - positive or zero 1100 - GT - greater than (signed) 0110 - VS - overflow 1101 - LE - less than or equal (signed) 0111 - VC - no overflow 1110 - "" - always													
09/19/2018				(Con	np 4	111 -	Fall 2018					



EXAMPLE OF CONDITIONAL EXECUTION

	CMP	R3, R4	•	if (i >= j)
	BLT	else	• J	
	SUB	R0, R3, R4	• J	x = i - j;
	В	endif	•	else
else:	SUB	R0,R4,R3	•	x = j - i;
<pre>endif:</pre>				

•

CMP R3, R4 ; $x = (i \ge j)$? i - j : j - i; SUBGE R0, R3, R4 ; SUBLT R0, R4, R3

> This code is not only shorter, but it is much faster. Generally, taken branches are slower than ALV instructions on ARM.

SUPPORTING PROCEDURE CALLS



Functions and procedures are essential components of code reuse. The also allow code to be organized into modules. A key component of of procedures is that they clean up behind themselves.

Basics of procedure calling:

- 1. Put parameters where the called procedure can find them
- 2. Transfer control to the procedure
- 3. Acquire the needed storage for procedure variables
- 4. Perform the expected calculation
- 5. Put the result where the caller can find them
- 6. Return control to the point just after where it was called



REGISTER USAGE CONVENTIONS



By convention, the ARM registers are assigned to specific uses and names. These are supported by the assembler, and higher-level languages. We'll use these names increasingly. Why have such conventions?

Register	Use
R0-R3	First 4 function arguments. Return values are placed in R0 and R1.
R4-R10	Saved registers. Must save before using and restore before returning.
R11	FP - Frame pointer (to access a procedure's local variables)
R12	IP - Temp register used by assembler
R13	SP - Stack pointer Points to next available word
R14	LR - Link Register (return address)
R15	PC - program counter

BASICS OF CALLING



ldr

main:

r0,x

				ldr	r1,y
int	gcd(a,b) {	miniARM		bl	GCD
	while (a != b) {			str	r0,z
	a = a - b;		halt:	b	halt
	} else {	Greatest Common Divisor (GCD)—		word OF	
) }	Doesn't that require	х:	.Word 35	
	}	ARM7 doesn't have a	у:	.word 55	
}	return a;	division instruction? Thanks, Euclid!	Ζ:	.word 0	
int	x = 35;		GCD:	cmp	r0,r1
int	y = 55;	7		bxeq	lr
int	z;	Here the assembly language	je	subgt	r0,r0,r1
z =	gcd(x, y);	version is actually shorter than the C/Java version. <	- +	sublt	r1, r1, r0
				b	GCD
			S		
			12		



THAT WAS A LITTLE TOO EASY

main: ldr r0, x b1 fact str r0,y halt: halt h .word 5 х: 0 .word **y**: fact: r0,#1 cmp bxle lr r4, r0 mov sub r0,r0,#1 h1 fact mul r0, r0, r4 1r bx

int fact(x) { if (x <= 1) return x; else return x*fact(x-1);

```
int x = 5;
int y;
```

y = fact(x);

}

```
miniARN
```

This time, things are really messed up.

The recursive call to fact() overwrites the value of x that was saved in R4.



To make a bad thing worse, the LR is also overwritten.

I knew there was a reason that I avoid recursion.

NEXT TIME





- Stacks
- Contracts
- Writing
 serious

assembly code