
ARM SHIFT OPERATIONS



A novel feature of ARM is that **all** data-processing instructions can include an optional "shift", whereas most other architectures have separate shift instructions. This is actually very useful as we will see later on. The key to shifting is that 8-bit field between Rd and Rm.



LEFT SHIFTS



Left Shifts effectively multiply the contents of a register by 2° where s is the shift amount.

MOV R0, R0, LSL 7

R0 after: 0000 0000 0000 0000 0001 1000 0000 = 7 * 2⁷ = 896

Shifts can also be applied to the second operand of any data processing instruction

ADD R1, R1, R0, LSL 7

RIGHT SHIFTS



Right Shifts behave like *dividing* the contents of a register by 2° where s is the shift amount, *if* you assume the contents of the register are *unsigned*.

MOV R0, R0, LSR 2

R0 before: | 0000 0000 0000 0000 0100 0000 0000 | = 1024

R0 after: | 0000 0000 0000 0000 0001 0000 0000 | = 1024 / 2² = 256

ARITHMETIC RIGHT SHIFTS



Arithmetic right Shifts behave like *dividing* the contents of a register by 2° where s is the shift amount, *if* you assume the contents of the register are *signed*.

MOV R0, R0, ASR 2

R0 before: | 1111 1111 1111 1111 1100 0000 0000 | = -1024

R0 after: 1111 1111 1111 1111 1111 0000 0000 = -1024 / 2² = -256

This is Java's ">>>" operator, LSR is ">>" and LSL is "<<"



ROTATE RIGHT SHIFTS



Rotating shifts have no arithmetic analogy. However, they don't lose bits like both logical and arithmetic shifts. We saw rotate right shift used for the 1-type "immediate" value earlier.

MOV RØ, RØ, ROR 2

R0 before: | 0000 0000 0000 0000 0000 0000 0111

= -1.073.741.823

Why no rotate left shift?

- Ran out of encodings?
- Almost anything Rotate lefts can do ROR can do as well!

Java doesn't have an operator for this one.

ADDRESSING MODES AND BRANCHES







- More on Immediates
- Reading and Writing Memory
- Registers holding addresses
- Pointers
- Changing the PC
 - Loops
 - o Labels
 - Calling Functions

WHY BUILT-IN CONSTANT OPERANDS?



(IMMEDIATES)

	4	3	4	1	4	4	4	8	
I type:	1110	001	Opcode	S	Rn	Rd	Rotate	lmm8	

- Alternatives? Why not? Do we have a choice?
 - o put constants in memory (was common in older instruction sets)
- SMALL constants are used frequently (50% of operands)
 - O In a C compiler (gcc) 52% of ALU opérations involve a constant
 - O In a circuit simulator (spice) 69% involve constants
 - \circ e.q., B = B + 1; C = W & 0xff; A = B 1;
- ISA Design Principle:

Make the common case easy Make the common case fast How large of constants should we allow for? If they are too big, we won't have enough bits leftover for the instructions or operands.



MOVES AND ORS



We can load any 32-bit constant using a series of instructions, one-byte at a time.

MOV R0,#85 ; 0x55 in hex

ORR R0, R0, #21760 ; 0x5500 in hex

ORR R0, R0, #5570560 ; 0x550000 in hex

ORR R0, R0, #1426063360 ; 0x55000000 in hex

But there are often better, faster, ways to load constants, and the assembler can figure out how for you, even if it needs to generate multiple instructions.

MOV R0,=1431655765


; 0x55555555 in hex

Note that an equal sign is used here rather than a hashtag.

LOAD AND STORE INSTRUCTIONS



ARM is a "Load/Store architecture". That means that only a special class of instructions are used to reference data in memory. As a rule, data is loaded into registers first, then processed, and the results are written back using stores. Load and Store instructions have their own format:



LOAD AND STORE OPTIONS



ARM's load and store instructions are versatile. They provide a wide range of addressing modes. Only a subset is shown here.





R0, [R1, #-4] Memory[RI - 4] \leftarrow R0 Offsets can be either added or subtracted, as indicated by a negative sign

R2, [R3] If no offset is specified it is assumed to be zero

STR

R4, [R5, R6] The contents of a second register can be used as an offset rather than a constant (using the X-type format)

R4, [R5, -R6] Register offsets can be either added or subtracted like constants




R4, [R5, R4, LSL 2] Register offsets can also be optionally shifted, which is great for indexing arrays!

CHANGING THE PC




The Program Counter is special register (R15) that tracks the address of the next instruction to be fetched. There are special instructions for changing the PC.



BRANCH USING REGISTERS



The standard Branch instruction has a limited range, the 24-bit signed 2's complement immediate value is multiplied by 4 and added to the PC+8, giving a range of +/- 32 Mbytes. Larger branches make use of addresses previously loaded into a register using the BX instruction.



09/10/2018

Comp 411 - Fall 2017

BRANCH EXAMPLES





BNE else if some previous CMP instruction had a non-zero result (i.e. making the "Z" bit 0 in the PSR), then this instruction will cause the PC to be loaded with the address having the label "else".

BEQL func



If some previous CMP instruction set the "Z" bit in the PSR, then this instruction will cause the PC to be loaded with the address having the label "func", and the address of the following instruction will be saved in RI4.

BX LR




Loads the PC with the contents of R14.

loop:



B 100p An infinite loop.

BTW: This instruction is encoded as: OXEAFFFFE



09/10/2018

Comp 411 - Fall 2017

A SIMPLE PROGRAM



```
; Assembly code for
 sum = 0;
 for (i = 0; i \le 10; i++)
      sum = sum + i;
                          ; R1 is i
       MOV
               R1,#0
                            ; R0 is sum
       MOV
               R0,#0
               R0,R0,R1 ; sum = sum + i
loop:
     ADD
       ADD
               R1, R1, #1; i++
               R1,#10
                         : i <= 10
       CMP
       BLE
               loop
halt:
       В
               halt
```

LOAD AND STORES IN ACTION



An example of how loads and stores are used to access arrays.

Java/C: Assembly: int x[10]; .align 4 int sum = 0; x: .space 40 sum: .word 0 for (int i = 0; i < 10; i++) MOV R0,=x; base of xsum += x[i];MOV R1, = sum LDR R2, [R1] MOV R3,#0 ; R3 is i for: LDR R4, [R0, R3 LSL 2] ADD R2, R2, R4 ADD R3, R3, #1 CMP R3,#10 BLT for

STR R2, [R1]

NEXT TIME



We'll write more Assembly programs
Still some loose ends

Multiplication? Division? Floating point?

