





08/31/2017

HARVARD ARCHITECTURE

Instructions and data do not/should not interact. They can have different "word sizes" and exist in different "address spaces"

- Advantages:
 - · No self-modifying code (a common hacker trick)



- Higher Throughput (i.e. you can fetch data and instructions from their memories simultaneously)
- Disadvantages:
 - · The H/W designer decides the trade-off between program and data sizes
 - Hard to write "Native" programs that generate new programs (i.e. assemblers, compilers, etc.)
 - Hard to write "Operating Systems" which are programs that at various points treat other programs as data (i.e. loading them from disk into memory, swapping out processes that are idle)



Howard Aiken: Architect of the Harvard Mark 1

VON NEUMANN ARCHITECTURE

Instructions are just a type of data that share a common "word size" and "address space" with other types.





John Von Neumann: Proponent of unified memory architecture

- Most common model used today, and what we assume in 411
- Advantages:
 - · S/W designer decides how to allocate memory between data and programs
 - · Can write programs to create new programs (assemblers and compilers)
 - Programs and subroutines can be loaded, relocated, and modified by other programs (dangerous, but powerful)

- Disadvantages:

- · Word size must suit both common data types and instructions
- Slightly lower performance due to memory bottleneck (mediated in modern computers by the use of separate program and data caches)
- · We need to be very careful when treading on memory. Folks have taken advantage of the program-data unification to introduce viruses.







First Lab this time next week.. 9:00am-11:00am

Comp 411 - Fall 2018

INSTRUCTIONS ARE SIMPLE



- Computers interpret "programs" by translating them from the high-level language where into "low-level" simple instructions that it understands
- High-Level Languages
 - Compilers (C, C++, Fortran)
 - Interpreters (Basic, Ruby, Lua, Python, Perl, JavaScript)

X:

y: c:

- Hybrids (Java)
- Assémbly Language

.word 0 .word 0 .word 123456

LDR R0, [R10, #0] ; get x SUB R0, R0, #3 LDR R1, [R10, #4] ; get y LDR R2, [R10, #8] ; get c ADD R1, R1, R2 MUL R0, R0, R1 STR R0, [R10, #4] ; save y

INSTRUCTIONS ARE BINARY



- Computers interpret "assembly programs" by translating them from their mnemonic simple instructions into strings of bits
- Assembly Language
- Machine Language
 - Note the "mostly" one-to-one correspondence between lines of assembly code and Lines of machine code
- x: .word 0 v: .word 0
- y: .word 0 c: .word 123456

0x00000000 0x00000000 0x0001E240

0xE58A0004





A GENERAL-PURPOSE COMPUTER

THE VON NEUMANN MODEL

Many architectural approaches to the general purpose computer have been explored. The one upon which nearly all modern computers is based was proposed by John von Neumann in the late 1940s. Its major components are:



ANATOMY OF AN INSTRUCTION



- Computers execute a set of primitive operations called instructions
- Instructions specify an operation and its operands (arguments of the operation)
- Types of operands: destination, source, and immediate



MEANING OF AN INSTRUCTION



- Operations are abbreviated into opcodes (1-4 letters)
- Instructions are specified with a very regular syntax
 - Opcodes are followed by arguments
 - Usually the destination is next, then one or more source arguments (This is not strictly the case, but it is generally true)
- Why this order?

Analogy to high-level language like Java or C



The instruction syntax provides operands in the same order as you would expect in a statement from a high level language.

int r0, r1, r2; r0 = r1 + r2;

Instead of:

r1 + r2 = r0;

A SERIES OF INSTRUCTIONS



• Generally...

- Instructions are retrieved sequentially from memory
- An instruction executes to completion before the next instruction is started
- But, there are exceptions to these rules



PROGRAM ANALYSIS



- Repeat the process treating the variables as unknowns or "formal variables"
- Knowing what the program does allows us to write down its specification, and give it a meaningful name
- The instruction sequence then becomes a general-purpose tool







LOOPING THE FLOW



- Repeat the process treating the variables as unknowns or "formal variables"
- Knowing what the program does allows us to write down its specification, and give it a meaningful name
- The instruction sequence then becomes a general-purpose tool

Instructions

times7:	ADD	RØ,	R1,	R1
	ADD	RØ,	R0,	RØ
	ADD	RØ,	R0,	R0
	SUB	R1,	R0,	R1
	В	times7		



Variables

R0:)	8% 5%x	392x
R1:X	<mark>7∕x</mark> 4¥x	343x
R2:y		
R3:z		



OPEN ISSUES IN OUR SIMPLE MODEL

- WHERE in memory are INSTRUCTIONS stored?
- HOW are instructions represented?
- WHERE are VARIABLES stored?
- What are LABELs? How do they relate to where instructions are stored?
- How about more complicated data types?
 - Arrays?
 - Data Structures?
 - Objects?
- Where does a program start executing?
- When does it stop?





THE STORED-PROGRAM COMPUTER

- The von Neumann architecture addresses these issues as follows:
- Instructions and Data are stored in a common memory
- Sequential semantics: To the PROGRAMMER all instructions appear to execute in an order, or sequentially

Key idea: Memory holds not only data, but coded instructions that make up a program.



data

CPU fetches and executes instructions from memory

- \cdot The CPU is a H/W interpreter
- · Program IS simply DATA for this interpreter
- · Main memory: Single expandable resource pool
- constrains both data and program size
- don't need to make separate decisions of how large of a program or data memory to buy



ANATOMY OF A VON NEUMANN COMPUTER



INSTRUCTION SET ARCHITECTURE (ISA) 🗓

Encoding of instructions raises some interesting choices...

- Tradeoffs: performance, compactness, programmability
- Uniformity. Should different instructions
 - Be the same size (number of bits)?
 - Take the same amount of time to execute?
 - Trend: Uniformity. Affords simplicity, speed, pipelining.
- Complexity. How many different instructions? What level operations?
 - Level of support for particular software operations: array indexing, procedure calls, "polynomial evaluate", etc
 - "Reduced Instruction Set Computer"
 (RISC) philosophy: simple instructions, optimized for speed
- Mix of Engineering & Art ...



A REPRESENTATIVE RISC MACHINE

Processor State (inside the CPU) **R0 R1 R**2 **R**3 R4 **R5 R6** R7 **R8 R**9 **R10 R11 R12** R13 (SP) R14 (LR) R15 (PC)



In Comp 411 we'll use a subset of the ARM7 core Instruction set as an example ISA.



ARM7 uses byte memory addresses. However, each instruction is 32-bits wide, and *must* be aligned on a multiple of 4 (word) address. Each word contains four 8-bit bytes. Addresses of consecutive instructions (words) differ by 4.



CPSR

ARM MEMORY NITS

- Memory locations are addressable in different sized chunks
 - 8-bit chunks (bytes)
 - IG-bit chunks (shorts)
 - 0 32-bit chunks (words)
 - G4-bit chunks
 (longs/doubles)
- We also frequently need access to individual bits! (Instructions help with this)
- Every BYTE has a unique address
 (ARM is a byte-addressable machine)
- Most instructions are one word





ARM REGISTER NITS



- There are 16 named registers [RO, RI, R15]
- The operands of most instructions are registers
- This means to operate on a variables in memory you must:
 - Load the value/values from memory into a register
 - Perform the instruction
 - Store the result back into memory
- Going to and from memory can be expensive
 (4x to 20x slower than operating on a register)
- Net effect: Keep variables in registers as much as possible!
- 3 registers are dedicated to specific tasks (SP, LR, PC)
 13 are available for general use

BASIC ARM INSTRUCTIONS



- Instructions include various "fields" that encode combinations of OPCODES and arguments
- special fields enable extended functions
- several 4-bit OPERAND fields, for specifying the sources and destination of the operation, usually one of the 16 registers
- Embedded constants ("immediate" values) of various sizes,

The basic data-processing instruction formats:

	4	3	4	1	4	4	8	4
R type:	1110	000	Opcode	0	Rn	Rd	00000000) Rm
	4	3	4	1	4	4	4	8
I type:	1110	001	Opcode	0	Rn	Rd	Shift	Imm

R-TYPE DATA PROCESSING



Instructions that process three-register arguments:



I-TYPE DATA PROCESSING



Instructions that process one register and a constant:



I-TYPE CONSTANTS



ARM7 provides only 8-bits for specifying an immediate constant value. Given that ARM7 is a 32-bit architecture, this may appear to be a severe limitation. However, by allowing for a rotating shift to be applied to the constant.

imm32 = (imm8 >> (2 * rotate)) | (imm8 << (32 - (2 * rotate)))</pre>

Example: 1920 is encoded as:



NEXT TIME

- We will examine more instruction types and capabilities
 - Branching
 - Loading from and storing to memory
 - Special instructions
- Result flags
- Processor Status Registers



