A BIT OF HISTORY

There is a commonly recurring debate over whether “data” and “instructions” should be mixed. Leads to two common flavors of computer architectures:

**“Harvard” Architecture**
- I/O (Input/Output)
- CPU (Central Processing Unit)
- Program Mem
- Data Memory

**“Von Neumann” Architecture**
- I/O (Input/Output)
- CPU (Central Processing Unit)
- Unified Memory
Harvard Architecture

Instructions and data do not/should not interact. They can have different "word sizes" and exist in different "address spaces"

- **Advantages:**
  - No self-modifying code (a common hacker trick)
  - Optimize word-lengths of instructions for control and data for applications
  - Higher Throughput (i.e. you can fetch data and instructions from their memories simultaneously)

- **Disadvantages:**
  - The H/W designer decides the trade-off between program and data sizes
  - Hard to write "Native" programs that generate new programs (i.e. assemblers, compilers, etc.)
  - Hard to write "Operating Systems" which are programs that at various points treat other programs as data (i.e. loading them from disk into memory, swapping out processes that are idle)

Howard Aiken: Architect of the Harvard Mark 1
Von Neumann Architecture

Instructions are just a type of data that share a common "word size" and "address space" with other types.

- Most common model used today, and what we assume in 411

- Advantages:
  - S/W designer decides how to allocate memory between data and programs
  - Can write programs to create new programs (assemblers and compilers)
  - Programs and subroutines can be loaded, relocated, and modified by other programs (dangerous, but powerful)

- Disadvantages:
  - Word size must suit both common data types and instructions
  - Slightly lower performance due to memory bottleneck (mediated in modern computers by the use of separate program and data caches)
  - We need to be very careful when treading on memory. Folks have taken advantage of the program-data unification to introduce viruses.
Concocting an Instruction Set

Nerd Chef at work.

- move flour,bowl
- add milk,bowl
- add egg,bowl
- move bowl,mixer
- rotate mixer
...

First Lab this time next week.
9:00am-11:00am
INSTRUCTIONS ARE SIMPLE

● Computers interpret "programs" by translating them from the high-level language where into "low-level" simple instructions that it understands

● High-Level Languages
  ▪ Compilers (C, C++, Fortran)
  ▪ Interpreters (Basic, Ruby, Lua, Python, Perl, JavaScript)
  ▪ Hybrids (Java)

● Assembly Language

```assembly
    x: .word 0
    y: .word 0
    c: .word 123456
...

int x, y;
```

```c
int x, y;
y = (x-3)*(y+123456)
```

```assembly
    LDR    R0, [R10, #0] ; get x
    SUB    R0, R0, #3
    LDR    R1, [R10, #4] ; get y
    ADD    R1, R1, R2
    MUL    R0, R0, R1
    STR    R0, [R10, #4] ; save y
```
INSTRUCTIONS ARE BINARY

- Computers interpret "assembly programs" by translating them from their mnemonic simple instructions into strings of bits
- Assembly Language
- Machine Language
  - Note the "mostly" one-to-one correspondence between lines of assembly code and Lines of machine code

```
x: .word 0
y: .word 0
c: .word 123456
```

![Machine Code](image-url)
A general-Purpose COMPUTER

The von Neumann Model

Many architectural approaches to the general purpose computer have been explored. The one upon which nearly all modern computers is based was proposed by John von Neumann in the late 1940s. Its major components are:

- **Input/Output**
  - Devices for communicating with the outside world.

- **Central Processing Unit**
  - A device which fetches, interprets, and executes a specified set of bits called **Instructions**.

- **Main Memory**
  - Storage of $N$ words of $W$ bits each, where $W$ is a fixed architectural parameter, and $N$ can be expanded to meet needs.

- **I/O**: Devices for communicating with the outside world.

My dog knows how to fetch!

He’s said “bit” before, but not too much about “words”
Anatomy of an Instruction

- Computers execute a set of primitive operations called instructions.
- Instructions specify an operation and its operands (arguments of the operation).
- Types of operands: destination, source, and immediate.

Why do all of the variables start with "R"?

CPU’s have a small number (16-32) of registers that are used to hold variables.

ADD  R0, R1, R2

Operands (variables, arguments, etc.)

Source Operands

Destination Operand

Immediate Operand

ADD  R0, R1, #1
Meaning of an Instruction

- Operations are abbreviated into **opcodes** (1-4 letters)
- Instructions are specified with a very regular syntax
  - Opcodes are followed by arguments
  - Usually the destination is next, then one or more source arguments (This is not strictly the case, but it is generally true)
- Why this order?
  Analogy to high-level language like Java or C

```plaintext
add    R0, R1, R2
```

The instruction syntax provides operands in the same order as you would expect in a statement from a high level language.

```plaintext
int r0, r1, r2;
r0 = r1 + r2;
```

Instead of:

```plaintext
r1 + r2 = r0;
```
A Series of Instructions

- Generally...
  - Instructions are retrieved sequentially from memory
  - An instruction executes to completion before the next instruction is started
  - But, there are exceptions to these rules

### Instructions

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Variables</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADD R0, R1, R1</td>
<td>R0: 12</td>
</tr>
<tr>
<td>ADD R0, R0, R0</td>
<td>R1: 42</td>
</tr>
<tr>
<td>ADD R0, R0, R0</td>
<td>R2: 8</td>
</tr>
<tr>
<td>SUB R1, R0, R1</td>
<td>R3: 10</td>
</tr>
</tbody>
</table>

What does this program do?
Program Analysis

- Repeat the process treating the variables as unknowns or "formal variables"
- Knowing what the program does allows us to write down its specification, and give it a meaningful name
- The instruction sequence then becomes a general-purpose tool

<table>
<thead>
<tr>
<th>Instructions</th>
<th>Variables</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADD R0, R1, R1</td>
<td>R0: x 2x 4x 8x</td>
</tr>
<tr>
<td>ADD R0, R0, R0</td>
<td>R1: x 7x</td>
</tr>
<tr>
<td>ADD R0, R0, R0</td>
<td>R2: y</td>
</tr>
<tr>
<td>SUB R1, R0, R1</td>
<td>R3: z</td>
</tr>
</tbody>
</table>

What does this program do?
Looping the Flow

- Repeat the process treating the variables as unknowns or "formal variables"
- Knowing what the program does allows us to write down its specification, and give it a meaningful name
- The instruction sequence then becomes a general-purpose tool

Instructions

<table>
<thead>
<tr>
<th>times7:</th>
<th>ADD R0, R1, R1</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>ADD R0, R0, R0</td>
</tr>
<tr>
<td></td>
<td>ADD R0, R0, R0</td>
</tr>
<tr>
<td></td>
<td>SUB R1, R0, R1</td>
</tr>
<tr>
<td></td>
<td>B times7</td>
</tr>
</tbody>
</table>

Variables

<table>
<thead>
<tr>
<th></th>
<th>R0: x 8 x 56 x 392 x</th>
</tr>
</thead>
<tbody>
<tr>
<td>R1: x</td>
<td>7 x 49 x 343 x</td>
</tr>
<tr>
<td>R2: y</td>
<td></td>
</tr>
<tr>
<td>R3: z</td>
<td></td>
</tr>
</tbody>
</table>

An infinite loop
Open Issues in our Simple Model

● WHERE in memory are INSTRUCTIONS stored?
● HOW are instructions represented?
● WHERE are VARIABLES stored?
● What are LABELs? How do they relate to where instructions are stored?
● How about more complicated data types?
  ○ Arrays?
  ○ Data Structures?
  ○ Objects?
● Where does a program start executing?
● When does it stop?
The von Neumann architecture addresses these issues as follows:

- Instructions and Data are stored in a common memory
- Sequential semantics: To the PROGRAMMER all instructions appear to execute in an order, or sequentially

**Key idea:** Memory holds not only data, but coded instructions that make up a program.

CPU fetches and executes instructions from memory
- The CPU is a H/W interpreter
- Program IS simply DATA for this interpreter
- Main memory: Single expandable resource pool
  - constrains both data and program size
  - don’t need to make separate decisions of how large of a program or data memory to buy
Anatomy of a von Neumann Computer

- INSTRUCTIONS coded as binary data
- PROGRAM COUNTER or PC: Address of next instruction to execute
- logic to translate instructions into control signals for data path

More about this stuff later!
Instruction Set Architecture (ISA)

Encoding of instructions raises some interesting choices...

- **Tradeoffs**: performance, compactness, programmability
- **Uniformity**: Should different instructions
  - Be the same size (number of bits)?
  - Take the same amount of time to execute?
- **Complexity**: How many different instructions? What level operations?
  - Level of support for particular software operations: array indexing, procedure calls, "polynomial evaluate", etc
  - "Reduced Instruction Set Computer" (RISC) philosophy: simple instructions, optimized for speed
- **Mix of Engineering & Art...**
ARM7 Programming Model
A REPRESENTATIVE RISC MACHINE

In Comp 411 we’ll use a subset of the ARM7 core Instruction set as an example ISA.

ARM7 uses byte memory addresses. However, each instruction is 32-bits wide, and *must* be aligned on a multiple of 4 (word) address. Each word contains four 8-bit bytes. Addresses of consecutive instructions (words) differ by 4.

Fetch/Execute loop:
- fetch Mem[PC]
- \( PC = PC + 4 \)
- execute fetched instruction (may change PC!)
- repeat!
# ARM Memory Nits

- Memory locations are addressable in different sized chunks
  - 8-bit chunks (bytes)
  - 16-bit chunks (shorts)
  - 32-bit chunks (words)
  - 64-bit chunks (longs/doubles)

- We also frequently need access to individual bits! (Instructions help with this)

- Every BYTE has a unique address (ARM is a byte-addressable machine)

- Most instructions are one word

<table>
<thead>
<tr>
<th>Word Addr</th>
<th>byte3</th>
<th>byte2</th>
<th>byte1</th>
<th>byte0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0:</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>4:</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
</tr>
<tr>
<td>8:</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
</tr>
<tr>
<td>12:</td>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
</tr>
</tbody>
</table>
ARM Register Nits

- There are 16 named registers \([R0, R1, \ldots, R15]\)
- The operands of most instructions are registers
- This means to operate on a variables in memory you must:
  - Load the value/values from memory into a register
  - Perform the instruction
  - Store the result back into memory
- Going to and from memory can be expensive (4x to 20x slower than operating on a register)
- Net effect: Keep variables in registers as much as possible!
- 3 registers are dedicated to specific tasks (SP, LR, PC)
  13 are available for general use
Basic ARM Instructions

- Instructions include various "fields" that encode combinations of OPCODES and arguments
- Special fields enable extended functions
- Several 4-bit OPERAND fields, for specifying the sources and destination of the operation, usually one of the 16 registers
- Embedded constants ("immediate" values) of various sizes,

The basic data-processing instruction formats:

<table>
<thead>
<tr>
<th>R type:</th>
<th>1110</th>
<th>000</th>
<th>Opcode</th>
<th>0</th>
<th>Rn</th>
<th>Rd</th>
<th>00000000</th>
<th>Rm</th>
</tr>
</thead>
<tbody>
<tr>
<td>I type:</td>
<td>1110</td>
<td>001</td>
<td>Opcode</td>
<td>0</td>
<td>Rn</td>
<td>Rd</td>
<td>Shift</td>
<td>Imm</td>
</tr>
</tbody>
</table>
R-type Data Processing

Instructions that process three-register arguments:

<table>
<thead>
<tr>
<th>R type:</th>
<th>4</th>
<th>3</th>
<th>4</th>
<th>1</th>
<th>4</th>
<th>4</th>
<th>8</th>
<th>4</th>
</tr>
</thead>
<tbody>
<tr>
<td>1110</td>
<td>000</td>
<td>Opcode</td>
<td>0</td>
<td>Rn</td>
<td>Rd</td>
<td>00000000</td>
<td>Rm</td>
<td></td>
</tr>
</tbody>
</table>

Simple R-type instructions follow the following template:

OP Rd, Rn, Rm

0000 - AND
0001 - EOR
0010 - SUB
0011 - RSB
0100 - ADD
0101 - ADC
0110 - SBC
0111 - RSC
1000 - TST
1001 - TEQ
1010 - CMP
1011 - CMN
1100 - ORR
1101 - MOV
1110 - BIC
1111 - MVN

ADD R0, R1, R3

Is encoded as:

1110 0000 1000 0001 0000 0000 0000 0011

0xE0810003
I-type Data Processing

Instructions that process one register and a constant:

<table>
<thead>
<tr>
<th>R type:</th>
<th>Opcode</th>
<th>Rn</th>
<th>Rd</th>
<th>Rotate</th>
<th>Imm8</th>
</tr>
</thead>
<tbody>
<tr>
<td>1110</td>
<td>001</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Simple I-type instructions follow the following template:

OP        Rd, Rn, #constant

In the I-type instructions the second register operand is replaced by a constant that is encoded in the instruction.

RSB R7, R10, #49

Is encoded as:

1110 0010 0110 1010 0111 0000 0011 0001

0xE26A7031
**I-type constants**

ARM7 provides only 8-bits for specifying an immediate constant value. Given that ARM7 is a 32-bit architecture, this may appear to be a severe limitation. However, by allowing for a rotating shift to be applied to the constant.

\[
\text{imm32} = (\text{imm8} \gg (2 \times \text{rotate})) \mid (\text{imm8} \ll (32 - (2 \times \text{rotate})))
\]

Example: 1920 is encoded as:

<table>
<thead>
<tr>
<th>Rotate</th>
<th>Imm8</th>
</tr>
</thead>
<tbody>
<tr>
<td>1101</td>
<td>00011110</td>
</tr>
</tbody>
</table>

\[
= (30 \gg (2 \times 13)) \mid (30 \ll (32 - (2 \times 13)))
\]

\[
= 0 \mid 30 \times 64 = 1920
\]
**Next Time**

- We will examine more instruction types and capabilities
  - Branching
  - Loading from and storing to memory
  - Special instructions
- Result flags
- Processor Status Registers