





YOU CAN NEVER BE TOO RICH, TOO GOOD LOOKING, OR HAVE TOO MUCH MEMORY!



Last time we discussed how to FAKE a FAST memory, this time we'll turn our attention to FAKING a LARGE memory.




EXTENDING THE MEMORY HIERARCHY



- So far, we've used SMALL fast memory + BIG slow memory to fake a BIG FAST memory (caching).
- Can we combine RAM and Disk to fake DISK sized at near RAM speeds?


VIRTUAL MEMORY

- · Use RAM as cache to a much larger storage pool, on slower devices
- TRANSPARENCY VM locations "look" the same to program whether on DISK or in RAM.
- · ISOLATION of actual RAM size from software.
- · Support for MULTIPLE, SIMULTANEOUS ADDRESS SPACES



SIMPLE PAGE MAP DESIGN






<u>Why use HIGH address bits to index pages?</u> ... LOCALITY. Keeps related data on same page.


<u>Why use LOW address bits to index cache lines?</u> ... LOCALITY. Keeps related data from competing for same cache lines.

FUNCTION: Given Virtual Address, • Map to PHYSICAL address OR • Cause PAGE FAULT allowing page replacement



VIRTUAL MEMORY VS. CACHE





CACHE:


Relatively short blocks (16-64 bytes) Few lines: scarce resource miss time: 3x-20x hit time

VIRTUAL MEMORY:

- Disk: long latency, fast xfer
 - miss time: $\sim 10^5$ x hit time
 - write-back essential
 - large pages in RAM
- Lots of lines: one for each page
- Vpage mapping is determined' by an index (i.e. "direct-mapped" w/o tag) data in physical memory



VIRTUAL MEMORY: A H/W VIEW




Pagemap Characteristics:

- · One entry per <u>virtual</u> page!
- · Contains PHYSICAL page number (PPN) of each resident page
- RESIDENT bit = 1 for pages stored in RAM, or 0 for non-resident (disk or unallocated). Page fault when R = 0.
- DIRTY bit says we've changed this page since loading it from disk (and therefore need to write it back to disk when it's replaced)

VIRTUAL MEMORY: A S/W VIEW

Problem: Translate VIRTUAL ADDRESS to PHYSICAL ADDRESS




```
int VtoP(unsigned int address) {
   unsigned int VPageNo = address>>p;
   unsigned int PageOffset = address & ((1 < p) - 1);
   if (R[VPageNo] == 0)
      PageFault(VPageNo);
   return (PPN[VPageNo]<<p)|PageOffset;</pre>
}
/* Handle a missing page... */
void PageFault(int VPageNo) {
   int i;
   i = SelectLRUPage();
   if (D[i] == 1)
        WritePage(DiskAdr(i), PPN[i]);
   R[i] = 0:
     PPN[VPageNo] = PPN[i];
     ReadPage(DiskAdr(VPageNo), PPN[i]);
   R[VPageNo] = 1;
   D[VPageNo] = 0;
}
```

THE H/W - S/W BALANCE




- IDEA:
 - devote HARDWARE to high-traffic, performance-critical path
 - use (slow, cheap) SOFTWARE to handle exceptional cases



HARDWARE performs address translation, detects page faults:

- running program is interrupted ("suspended");
- PageFault(...) is called;
- On return from PageFault; running program can continue 1/27/2017 Comp 41 - Fall 2017




(v + p) bits in virtual address
(m + p) bits in physical address
2^v number of VIRTUAL pages
2^m number of PHYSICAL pages
2^p bytes per physical page
2^{v+p} bytes in virtual memory
2^{m+p}bytes in physical memory
(m+2)2^v bits in the page map

Typical page size: 4K – 128K bytes Typical (v+p): 32 or 64 bits Typical (m+p): 28 – 34 bits (256 MB – 16 GB)



EXAMPLE: PAGE MAP ARITHMETIC




Use SRAM for page map??? OUCH!

RAM-RESIDENT PAGE MAPS



SMALL page maps can use dedicated RAM... but, gets this approach gets expensive for big ones!

SOLUTION: Move page map into MAIN MEMORY:






TRANSLATION LOOK-ASIDE BUFFER (TLB)

PROBLEM: 2x performance hit...

each memory reference now takes 2 accesses! SOLUTION: a special CACHE of recently used page map entries






OPTIMIZING SPARSE PAGE MAPS

For large Virtual Address spaces only a small percentage of page table entries contain "Mappings". This is because some address ranges are never used by the application. How can we save space in the pagemap?





On TLB miss:

- look up VPN in "sparse" data structure (e.g., a list of VPN-PPN pairs)
- only have entries for ALLOCATED pages
- use hashing to speed up the search
- allocate new entries "on demand"
- time penalty? LOW if TLB hit rate is high ...

Another good reason to handle page misses in SW

MULTILEVEL PAGE MAPS




Given a HUGE virtual memory, the cost of storing all of the page map entries in RAM may STILL be too expensive...

SOLUTION: A hierarchical page map... take advantage of the observation that while the virtual memory address space is large, it is generally sparsely populated with clusters of pages.

Consider a machine with a 32-bit virtual address space and 64 MB (26-bit) of physical memory that uses 4 KB pages.

Assuming 4 byte page-table entries, a single-level page map requires 4MB (>6% of the available memory). Of these, more than 98% will reference non-resident pages (Why?).

A 2-level look-up increases the size of the worse-case page table slightly. However, if a first level entry has its non-resident bit set it saves large amounts of memory.



11/27/2017

16


A <u>CONTEXT</u> is a complete set of mappings from VIRTUAL to PHYSICAL addresses, as dictated by the full contents of the page

map:




CONTEXTS

We might like to support multiple VIRTUAL to PHYSICAL Mappings and, thus, multiple Contexts.



This enables several programs to be simultaneously loaded into main memory, each with it's own "address space":







Dynamic

RAM

USING CACHES WITH VIRTUAL MEMORY

Virtual Cache Tags match virtual addresses Physical Cache Tags match physical addresses


CACHE

Disk

These TAGs are physical, they hold addresses after translation.

MMU

CPU




- Avoids stale cache data after context switch
- SLOW: MMU time on HIT

Physically addressed Caches are the trend, because they better support parallel processing

- Problem: cache becomes invalid after context switch
- FAST: No MMU time on HIT

BEST OF BOTH WORLDS





OBSERVATION: If cache line selection is based on unmapped page offset bits, RAM access in a physical cache can overlap page map access. Tag from cache is compared with physical page number from MMU.

Want "small" cache index / small page size \rightarrow go with more associativity

SUMMARY



Virtual Memory:

Makes a small PHYSICAL memory appear to be a large VIRTUAL one Break memory into manageable chunks called PAGES

Pagemap:

A table for mapping Virtual-to-Physical pages Each entry has Resident, Dirty, and Physical Page Number Can get large if virtual address space is large Store in main memory

TLB - Translation Lookaside Buffer:

A pagemap "cache"

Contexts:

Sets of virtual-to-physical mapping that allow pages from multiple applications to be in physical memory simultaneously (even if they have the same virtual addresses)