#### AMDAHL'S LAW

(A.K.A WHERE TO SPEND YOUR EFFORTS WHEN IMPROVING PERFORMANCE)



#### Example:

"Suppose a program runs in 100 seconds on a machine, where multiplies are executed 80% of the time. How much do we need to improve the speed of multiplication if we want the program to run 4 times faster?" 25 = 80/r + 20, r = 16x

How about making it 5 times faster? 20 = 80/r + 20, r = ??? Principle: Focus on making the most common case fast. Amdahi's Law applies equally to H/W and S/W!



times faster. If the execution time of some benchmark before the floating-point enhancement is 10 seconds, what will the speedup be if only 50% of the 10 seconds is spent executing floating-point instructions?

EXAMPLE

#### Relative Perf = 10/6 = $1.67 \times 10^{-1}$ 6=5/5+5

Suppose we enhance a machine by making all floating-point instructions run 5

Marketing is looking for a benchmark to show off the new floating-point unit described above, and wants the overall benchmark to show at least a speedup of 3. What percentage of the execution time would floating-point instructions have to be to account in order to yield our desired speedup on this benchmark?


#### 33.33 = p/5 + (100 - p) = 100 - 4p/5 p = 83.33



REMEMBER



- When performance is specific to a particular program
  - Total execution time is a consistent summary of performance
- For a given architecture performance comes from:
  - 1) increases in clock rate (without adverse CPI affects)
  - 2) improvements in processor organization that lower CPI
  - 3) compiler enhancements that lower CPI and/or instruction count
- **Pitfall:** Advertized improvements in one aspect of a machine's performance affect the total performance
- You can't believe everything you read! So read carefully!




#### PIPELINING



#### THE GOAL OF PIPELINING




• Recall our measure of processor performance



• How can we turn up the clock rate?

#### GOAL OF PIPELINING









Device: Washer Function: Fill, Agitate, Spin Washer<sub>PD</sub> = 30 mins

Device: Dryer Function: Heat, Spin Dryer<sub>PD</sub> = 60 mins

# lazy, or even have better things to do.

The fact is, doing laundry one load at a time is not smart.

ONE LOAD AT A TIME

Everyone knows that the real

doing laundry so long is \*not\*

reason that UNC students put off

because they procrastinate, are

(sorry Mom, but you were wrong about this one!)

# Ī

Step 1:



#### DOING N LOADS OF LAUNDRY

Here's how they do laundry at Duke, the "combinational" way.

(Actually, this is just an urban legend. No one at Duke actually does laundry. The butler's all arrive on Wednesday morning, pick up the dirty laundry and return it all pressed and starched by dinner)





Step 3:

Step 1:

Step 2:



Step 4:



Total = N\*(Washer<sub>PD</sub> + Dryer<sub>PD</sub>) = <u>N\*90</u> mins

Comp 411 - Fall 2017



#### DOING N LOADS ... THE UNC WAY

UNC students "pipeline" the laundry process.

That's why we wait!

Actually, it's more like N\*GO + 30 if we account for the startup transient correctly. When doing pipeline analysis, we're mostly interested in the "steady state" where we assume we have an infinite supply of inputs. Step 1:

Step 2:



Step 3:




Total = N \* Max(Washer<sub>PD</sub>, Dryer<sub>PD</sub>) = <u>N\*60</u> mins



Latency:

The delay from when an input is established until the output associated with that input becomes valid.



Throughput:


The rate of which inputs or outputs are processed.

(Duke Laundry = 
$$-1/90$$
 -  $---$  outputs/min)  
(UNC Laundry =  $----$  outputs/min)  
 $1/60$ 


Even though we increase latency, it takes less time per load

#### OKAY, BACK TO CIRCUITS ...






For combinational logic: latency = t<sub>PD</sub>, throughput = 1/t<sub>PD</sub>. We can't get the answer faster, but are we making effective use of our hardware at all times?



# PIPELINED CIRCUITS


if use registers to hold H's input stable!






Now F & G can be working on input  $X_{i+1}$ while H is performing its computation on X. We've created a 2-stage *pipeline*: if we have a valid input X during clock cycle j. P(X) is valid during clock j+2.

Suppose F, G, H have propagation delays of 15, 20, 25 ns and we are using ideal zero-delay registers ( $t_s = 0, t_{pd} = 0$ ):



#### PIPELINE DIAGRAMS



A pipeline diagram is just a depiction of what inputs are being processed during a given clock period. The results associated with a particular set of input data move *diagonally* through the diagram, progressing through one pipeline stage on each clock cycle.

# PIPELINE CONVENTIONS



DEFINITION:

A *K-Stage Pipeline* ("K-pipeline") is an acyclic circuit having exactly K registers on every path from an input to an output.

A COMBINATIONAL CIRCUIT is thus a O-stage pipeline. CONVENTION:

Every pipeline stage, hence every K-Stage pipeline, has a register on its OUTPUTS (as opposed to, alternatively, its inputs).

#### ALWAYS:

The CLOCK common to all registers \*must\* have a period sufficient to allow for the propagation delays of all combinational paths PLUS (input) register's t<sub>PD</sub> PLUS (output) register's t<sub>SETUP</sub>.

The LATENCY of a K-pipeline is K times the period of the clock common to all registers.

The THROUGHPUT of a K-pipeline is the frequency of the clock.

# PIPELINING SUMMARY

#### Advantages:


- Higher throughput than combinational system
- Different parts of the logic work on different parts of the problem ...

# Disadvantages: - Generally, increases latency - Only as good as the \*weakest\* link (often called the pipeline's BOTTLENECK) Isn't there a way around this "weak link" problem?





They work around the bottleneck.



Throughput = 
$$\frac{1/30}{1-1-1}$$
 loads/min  
Latency =  $\frac{90}{1-1-1}$  mins/load


# CIRCUIT INTERLEAVING



One way to overcome a pipeline bottleneck is to **replicate the critical element** as many times as needed and *alternate* inputs between the various copies.


N-way interleaving is equivalent to how many pipeline Stages? \_\_\_\_





#### BETTER YET ... PARALLELISM






#### HOW TO PIPELINE THIS?

A CPU is a digital circuit like any other. Thus, we should be able to pipeline it to increase its throughput.

However, there are a few tricky issues.

- It already has registers that get updated on each clock (register file, PSR, and PC)
- It has feedback, the ALU or
  Data Memory outputs are routed back to the register file



#### OUR GOAL

A simple 3-stage pipeline:


Fetch:

Instruction memory access Decode:

Decode instructions Read register operands

Execute:

ALU operation Write-back register





#### HOW INSTRUCTIONS FLOW



Consider the following instruction sequence:

Progress in a three-stage pipeline

Once filled, at every clock there are 3 instructions at various stages of execution.

• • •	
sub	r1,r1,r2
add	r2,r2,#2
and	r0,r0,#1
стр	r1, r2

Time (in clock cycles)

		i	i+1	i+2	i+3	i+4	i+5
Pi	Fetch	sub r1,r1,r2	add r2,r2,#2	and r0,r0,#1	cmp r1,r2		
Pipeline	Decode		sub r1,r1,r2	add r2,r2,#2	and r0,r0,#1	cmp r1,r2	
O V	Execute			sub r1,r1,r2	add r2,r2,#2	and r0,r0,#1	cmp r1,r2

#### NEXT TIME

- Three pipeline registers on every datapath from the instruction memory's output to the register file's write data port.
- How much faster?

