


LATCHES: DIGITAL STORAGE ELEMENTS



Latches are a digital "memory", they "remember" one-bit while their "gate", G, is closed. When open, their output follows the input D. The last value of D is remembered when the gate is closed.



ONE GATE IS NOT ENOUGH

TOLL


411 - Fall 2017

It is difficult to control precisely how long a gate should be opened to allow exactly one data value to get through.



TWO GATES PROVIDE PRECISE CONTROL

The Solution: With two gates, where only one is open at any time, we can allow allow only the desired data through



TOLL




EDGE-TRIGGERED FLIP FLOP

LOGICAL "ESCAPEMENT"

Transitions mark

instants, not


intervals



Observations:


only one latch's gate is open at any time

- master closed when slave is open (CLK is high)
- slave closed when master is open (CLK is low)
- no combinational path through flip flop
- Q only changes shortly after 0→1 transition of CLK, so a "flip flop" appears to be "triggered" by rising edge of CLK



10/30/2017






 Must allow time for the input's value to propagate to the Master's output while CLK is LOW.

This is called "SET-UP" time (How long a D input must valid before the clock rises)
 Must keep the input stable, just after CLK transitions to HIGH. This is insurance in case the SLAVE's gate opens just before the MASTER's gate closes.

· This is called "HOLD-TIME" (How long a D input must "remain" valid after the clock rises)

· Can be zero (or even negative!)

Assuring "set-up" and "hold" times is what limits a computer's performance



\mathbf{t}_{PD} : maximum propagation delay, CLK ${\rightarrow}\mathbf{Q}$

t_{SETUP}: setup time

guarantee that D has propagated through feedback path before master closes

t_{HOLD}: hold time

guarantee master is closed and data is stable before allowing D to change

8

- and compute the output for it (customized-OR array) Memories

functions

- ROMS are HARDWIRED memories Ο
- RAMs include storage elements at each WORD-line and BIT-line Ο intersection
 - dynamic memory: compact, only reliable short-term


Regular Arrays can be used to implement arbitrary logic


ROMs decode every input combination (fixed-AND array)

- static memory: controlled use of positive feedback
- Level-sensitive D-latches for static storage
- Dynamic discipline (setup and hold times)









Combinational contract:

- Voltage-based "bits"
- · I-bit per wire
- Generate quality outputs, tolerate inferior inputs
- Combinational contract
- Complete in/out/timing spec

Acyclic connections Composable blocks Design:

- · truth tables
- · sum-of-products
- muxes
- ROMs


Storage & state Dynamic discipline Finite-state machines Throughput & latency Pipelining


Our motto: Sweat the details once, and then put a box around it!

SOMETHING WE CAN'T BUILD



What if you were given the following system design specification?






Plan: Build a Sequential Circuit with stored digital STATE -


- MEMORY stores CURRENT state
- Combinational Logic computes
 - the NEXT state (Based on inputs & current state)
 - the OUTPUTS (Based on inputs and/or current state)
 - State changes on LOAD control input

Didn't we develop some memory devices last time?



"SYNCHRONOUS" SINGLE-CLOCK LOGIC





 $t_{1} = t_{CD,reg1} + t_{CD,L} \ge t_{HOLD,reg2}$ $t_{2} = t_{PD,reg1} + t_{PD,L} \le t_{CLK} - t_{SETUP,reg2}$


Questions for register-based designs:

- How much time for useful work (i.e. for combinational logic delay)?
- Does it help to guarantee a minimum t_{CD}? How 'bout designing registers so that t_{CD,reg} ≥ t_{HOLD,reg}?
- What happens if CLK signal doesn't arrive at the two registers at exactly the same time (a phenomenon known as "clock skew")?

Minimum Clock Period : $t_{CLK} \ge t_{PD,reg1} + t_{PD,L} + t_{SETUP,reg2}$ 10/30/2017Comp 411 - Fall 2017



EXAMPLE: SYNCHRONOUS TIMING




Comp 411 - Fall 2017

SYNCHRONOUS SINGLE-CLOCK DESIGN



Sequential ≠ Synchronous

However, Synchronous = A recipe for robust sequential circuits:




No combinational cycles (other than those already inside the registers)
Only cares about values of combinational circuits just before rising edge of clock
Clock period greater than every combinational delay
Changes state after all logic transitions have stopped.

DESIGNING SEQUENTIAL LOGIC



Sequential logic is used when the solution to some design problem involves a sequence of steps:

How to open digital combination lock w/ 3 buttons ("start", "O" and "I"):






IMPLEMENTING A "STATE MACHINE"

Current State "start" "1" "0"						Next State unlock		
This flavor of			1			start	0	000
"truth-table" is called a "state-transition table" This is starting to look like a PROGRAM	start	000	0	0	1	digit1	0	001
	start	000	0	1	0	error	0	101
	start	000	0	0	0	start	0	000
	digit1	001	0	1	0	digit2	0	010
	digit1	001	0	0	1	error	0	101
	digit1	001	0	0	0	digit1	0	001
	digit2	010	0	1	0	digit3	0	011
	digit3	011	0	0	1	unlock	0	100
	unlock	100	0	1	0	error	1	101
	unlock	100	0	0	1	error	1	101
	unlock	100	0	0	0	unlock	1	100
	error	101	0			error	0	101

6 different states \rightarrow encode using 3 bits




NOW, WE DO IT WITH HARDWARE!



Comp 411 - Fall 2017


A FINITE STATE MACHINE






A Finite State Machine has:

- k States $S_1, S_2, \dots S_k$ (one is the "initial" state)
- m inputs $I_1, I_2, \dots I_m$
- n outputs $O_1, O_2, \dots O_n$
- Transition Rules, S'(S_i, I₁, I₂, ... I_m) for each state and input combination
- Output Rules, O(S_i) for each state




DISCRETE STATE, DISCRETE TIME




STATE TRANSITION DIAGRAMS






EXAMPLE STATE DIAGRAMS





MOORE Machine: Outputs on States



MEALY Machine: Outputs on Transitions

Arcs leaving a state must be:

(1) mutually exclusive

can only have one choice for any given input value (2) collectively exhaustive

every state must specify what happens for each possible input combination. "Nothing happens" means arc back to itself. Comp 411 - Fall 2017

NEXT TIME



Counting state machines

