


BINARY MULTIPLICATION



The key to multiplication was
memorizing a digit-by-digit table...
Everything else was just adding


×	0	1	2	3	4	5	6	7	8	9
0	0	0	0	0	0	0	0	0	0	0
1	0	1	2	3	4	5	6	7	8	9
2	0	2	4	6	8	10	12	14	16	18
3	0	3	6	9	12	15	18	21	24	27
4	0	4	8	12	16	20	24	28	32	36
5	0	5	10	15	20	25	30	35	40	45
6	0	6	12	18	24	30	36	42	48	54
7	0	7	14	21	28	35	42	49	56	63
8	0	8	16	24	32	40	48	56	64	72
9	0	9	18	27	36	45	54	63	72	81

×	0	1
0	0	0
1	0	1



You've got to be
kidding... It can't be
that easy

DIGIT BY DIGIT = BIT BY BIT



The "Binary"
Multiplication
Table

X	0	1
0	0	0
1	0	1

Binary multiplication is implemented using the same basic longhand algorithm that you learned in grade school.

$A_j B_i$ is a
"partial product"

$$\begin{array}{r}
 \begin{array}{cccc}
 & A_3 & A_2 & A_1 & A_0 \\
 \times & B_3 & B_2 & B_1 & B_0 \\
 \hline
 & & & & A_3 B_0 & A_2 B_0 & A_1 B_0 & A_0 B_0 \\
 & & & & A_3 B_1 & A_2 B_1 & A_1 B_1 & A_0 B_1 \\
 & & & & A_3 B_2 & A_2 B_2 & A_1 B_2 & A_0 B_2 \\
 + & A_3 B_3 & A_2 B_3 & A_1 B_3 & A_0 B_3 & & &
 \end{array}
 \end{array}$$

Easy part:
forming partial
products
(just an AND
gate since B_i is
either 0 or 1)

Hard part:
adding M, N-bit
partial products

Multiplying N-digit number by M-digit number gives (N+M)-digit result



MULTIPLYING IN ASSEMBLY

One can use this "Shift and Add" approach to write a multiply function in assembly language:

```

; multiplies r0 and r1
mult:  mov     r3,#0          ; zero product
part:  tst     r1,#1          ; check if least significant bit=1
      addne   r3,r3,r0       ; add multiplicand to product
      mov     r0,r0,lsr #1   ; multiplicand /= 2
      movs    r1,r1,lsr #1   ; multiplier /= 2
      bne     part          ; continue while multiplier is not 0
      mov     r0,r3          ; copy product to return value
      bx      lr

```

	Multiplier		Multiplicand
r1:	0000 0000 0010 1010	r0:	0000 0000 0100 1000
	0000 0000 0010 1010		0000 0000 0000 0000
	0000 0000 0001 010 1		0000 0000 1001 000_
	0000 0000 0000 1010		0000 0000 0000 00__
	0000 0000 0000 010 1		0000 0010 0100 0_--
	0000 0000 0000 0010		0000 0000 0000 ----
	0000 0000 0000 000 1		0000 1001 000_ ----
			0000 1011 1101 0000

Hum, maybe
we could do
something
more clever.



MULTIPLIER UNIT-BLOCK





We introduce a new abstraction to aid in the construction of multipliers called the "Unsigned Multiplier Unit-block"

We did a similar thing last lecture when we converted our adder to an add/subtract unit.

A_k are bits of the Multiplicand and B_i are bits of the Multiplier.

The $P_{i,k}$ inputs and outputs represent "partial products" which are partial results from adding together shifted instances of the Multiplicand.

The initial $P_{0,k}$ is zero.



SIMPLE COMBINATIONAL MULTIPLIER



$$t_{PD} = 10 * t_{PD}$$


not 16

$$t_{PD} = (2*(N-1) + N) * t_{PD}$$

Components

$N * HA$

$N(N-1) * FA$



Is this faster than our assembly code?

To determine the timing specification of a composite combinational circuit we find the worst-case path for every output to any input.



NB: this circuit only works for nonnegative operands

"CARRY-SAVE" MULTIPLIER



Observation: Rather than propagating the carries to the next adder in each row, they can instead be forwarded to the next column of the following row


$$t_{PD} = 8 * t_{PD}$$

$$t_{PD} = (N+N) *$$

Components

~~$N * HA$~~

$N^2 * FA$




These Adders can be removed, and the AND gate outputs tied directly to the Carry inputs of the next stage.

This small performance improvement hardly seems worth the effort, however, this design is easier to "pipeline".



HIGHER-RADIX MULTIPLICATION

Idea: If we could use, say, 2 bits of the multiplier in generating each partial product we would **halve the number of rows and halve the latency of the multiplier!**



Booth's insight: rewrite $2 \times A$ and $3 \times A$ cases, leave $4A$ for next partial product to do!

$$\begin{aligned}
 B_{K+1,K} * A &= 0 * A \Rightarrow 0 \\
 &= 1 * A \Rightarrow A \\
 &= 2 * A \Rightarrow 2A \text{ or } 4A - 2A \\
 &= 3 * A \Rightarrow 4A - A
 \end{aligned}$$



BOOTH RECODING OF MULTIPLIER

current bit pair $B_{2K+1} B_{2K}$ from previous bit pair B_{2K} B_{2K-1}

$$-89 = 10100111.0$$

$$= -1 * 2^0 \quad (-1)$$

$$+ 2 * 2^2 \quad (8)$$

$$+ (-2) * 2^4 \quad (-32)$$

$$+ (-1) * 2^6 \quad (-64)$$

-89

Hey, isn't that a negative number?



Yep! Booth recoding works for 2-Complement integers, now we can build a signed multiplier.

B_{2K+1}	B_{2K}	B_{2K-1}	action
0	0	0	add 0
0	0	1	add A
0	1	0	add A
0	1	1	add 2*A
1	0	0	sub 2*A
1	0	1	sub A
1	1	0	sub A
1	1	1	add 0

An encoding where each bit has the following weights:

$$W(B_{2K+1}) = -2 * 2^{2K}$$

$$W(B_{2K}) = 1 * 2^{2K}$$

$$W(B_{2K-1}) = 1 * 2^{2K}$$

← $-2*A+A$

← $-A+A$

A "1" in this bit means the previous stage needed to add $4*A$. Since this stage is shifted by 2 bits with respect to the previous stage, adding $4*A$ in the previous stage is like adding A in this stage!

BOOTH MULTIPLIER UNIT BLOCK




Logic surrounding each basic adder:

- Control lines (x2, Sub, Zero)
Are shared across each row
- Must handle the "+1" when Sub is 1
(extra half adders in a carry-save array)

NOTE:

- Booth recoding can be used to implement signed multiplications



B_{2K+1}	B_{2K}	B_{2K-1}	x2	Sub	Zero
0	0	0	X	X	1
0	0	1	0	0	0
0	1	0	0	0	0
0	1	1	1	0	0
1	0	0	1	1	0
1	0	1	0	1	0
1	1	0	0	1	0
1	1	1	X	X	1



BIGGER MULTIPLIERS



- Using the approaches described we can construct multipliers of arbitrary sizes, by considering every adder at the "bit" level
- We can also, build bigger multipliers using smaller ones



- Considering this problem at a higher-level leads to more "non-obvious" optimizations

CAN WE MULTIPLY WITH LESS?




- How many operations are needed to multiply 2, 2-digit numbers?
- 4 multipliers
4 Adders
- This technique generalizes
 - You can build an 8-bit multiplier using 4 4-bit multipliers and 4 8-bit adders
 - $O(N^2 + N) = O(N^2)$

AB
x CD
—
DB
DA
CB
CA

$O(N^2)$ MULTIPLIER LOGIC



The functional blocks look like



AB
x CD

DB
DA
CB
CA



A TRICK

- The two middle partial products can be computed using a single multiplier and other partial products
- $DA + CB = (C + D)(A + B) - (CA + DB)$
- 3 multipliers
8 adders
- This can be applied recursively
(i.e. applied within each partial product)
- Leads to $O(N^{1.58})$ adders
- This trick is becoming more popular as N grows. However, it is less regular, and the overhead of the extra adders is high for small N

$$\begin{array}{r} AB \\ x CD \\ \hline DB \\ DA \\ CB \\ CA \end{array}$$

LET'S TRY IT BY HAND



1) Choose 2, 2 digit numbers to multiply: $ab \times cd$

$$42 \times 37$$

2) Multiply digits: $p1 = a \times c$, $p2 = b \times d$, $p3 = (c + d)(a + b)$


$$p1 = 4 \times 3 = 12, p2 = 2 \times 7 = 14, p3 = (4+2) \times (3+7) = 60$$

3) Compute partial subtracted sum, $SS = p3 - (p1 + p2)$

$$SS = 60 - (12 + 14) = 34$$

4) Add as follows: $p = 100 \times p1 + 10 \times SS + p2$

$$P = 1200 + 340 + 14 = 1554 = 42 \times 37$$



AN $O(N^{1.58})$ MULTIPLIER




The functional blocks would look like:

$$\begin{array}{r}
 \text{AB} \\
 \times \text{CD} \\
 \hline
 \text{DB} \\
 \text{SS} \\
 \text{CA}
 \end{array}$$

Where

$$\begin{aligned}
 \text{SS} &= (\text{C} + \text{D})(\text{A} + \text{B}) \\
 &\quad - (\text{CA} + \text{DB})
 \end{aligned}$$



Note: Adders with a bubble on one of their inputs becomes a subtractor in this notation.



NEXT TIME



- We dive into floating-point arithmetic

