
# ARITHMETIC CIRCUITS





# REVIEW: BINARY REPRESENTATIONS



- Unsigned numbers, each increasingly significant bit has a weight of the next larger power of 2
- Signed 2's complement representation the most significant bit is a negative power of 2.

unsigned: 
$$v = \sum_{i=0}^{n-1} 2^i b_i$$
 signed:  $v = -2^{n-1} b_{n-1} + \sum_{i=0}^{n-2} 2^i b_i$ 


• Why?

They are compatible. The same logic can be used for both
Only "adders" are needed for both addition and subtraction

### BINARY ADDITION




Here's an example of binary addition as one might do it by "hand":



Let's start by building a block to add one column: This functional block is called a "Full-adder" ↓ ↓ A B COFACI S

Then we can cascade them to add two numbers of any size ...



# DESIGN OF A "FULL ADDER"

1) Start with a truth table:

2) Write down equations for the "1" outputs

3) Simplifying a bit CO = (CI & (A | B)) | (A & B) S = CI ^ A ^ B




			C <sub>o</sub>	S
0	0 0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1 0 0	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

### AS A LOGIC DIAGRAM



- Our equations:
   CO = (CI & (A ^ B)) | (A & B)
   S = CI ^ (A ^ B)
- A little tricky, but finally Only 5 gates/bit






# AN ASIDE: WHY FULL ADDER?

Suppose you don't want/need a carry-in?

Then you get a "half adder" with 2 inputs and 2 outputs:



AB

A	В	СО	5
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

Half-adder equations:
 CO = A & B
 S = A ^ B



SUBTRACTION: A - B = A + (-B)


- Recall the trick was to "complement and add I"
- How to complement?

~ = bitwise complement

Β

B


• So now a unit that can either add or subtract



### REVERSE SUBTRACT: -A + B



 And with a few more XOR gates we can subtract either the A or the B operands



Comp 411 - Fall 2017

# CONDITION FLAGS

Î

Besides the sum, one often wants four other bits of information from an arithmetic unit, the condition flags.

Z (zero): result is = 0 big NOR gate

N (negative): result is < 0

C (carry): indicates the most significant bit produced a carry, e.g., "I + (-I)"  $CO_{31}$  (of last FA)

V (overflow): indicates an unexpected change in sign
e.g., "(2<sup>30</sup> - 1) + 1"
(A<sub>3</sub>&B<sub>3</sub>&B<sub>3</sub>&S<sub>3</sub>) | (!A<sub>3</sub>&!B<sub>3</sub>&S<sub>3</sub>)

How condition flags are used in conditional execution Signed comparison: H N ^ V le Z I (N ^ V)

```
eq Z
ne !Z
ge !(N ^ V)
gt !(Z | (N ^ V))
Unsigned comparison:
hi C & !Z
ls !C | Z
lo !C (same as cc)
hs C (same as cs)
```


-- or --

 $CO_{31}^{\circ} CO_{30}^{\circ}$ 

5

### 10/16/2017

10



# HOW FAST IS AN ADD?


Determined by T<sub>pd</sub> of the FA chain




## WE CAN ADD "MUCH" FASTER



- P, Propagate, means the carry-out depends entirely on the carry-in
- G, generates a carry-out regardless of the carry-in








### CARRY-SKIP ADDERS

If all full adders in a contiguous block have their Propagate true, then the incoming carry-in can "skip" over the entire block!

Requires extra AND gates and a MUX, but reduces the worst case add-time




FULL CARRY-LOOKAHEAD



The fastest adders use full carry look-ahead.

Given the Ps and Gs
 of a block, one can
 simultaneously
 compute the
 carry-ins for all
 bits as well as
 the block using
 the 3-level SOP



methods discussed last lecture.

Results in an ⊖(log<sub>2</sub>(N)), T<sub>pd</sub>, like an N-input AND gate, using ≈2x more gates

### NEXT TIME

### We get shifty, no, Bool!



