## Status flacs

Now it is time to discuss what status flags are available. These five status flags are kept in a special register called the Program Status Register (PSR). The PSR also contains other important bits that control the processor.

- $\mathbf{N}$ - set if the result of an operation is negative (Most Significant Bit (MSB) is a I)
- $\mathbf{Z}$ - set if the result of an operation is " $O$ "
- C - set if the result of an operation has a carry out of it's MSB
- $V$-set if a sum of two positive operands gives a negative result, or if the sum of two negative operands gives a positive result
- $Q$ - a sticky version of overflow created by instructions that generate multiple results (more on this later on).


## COMPARISON INSTRUCTIONS

These instructions modify the status flags, but leave the contents of the registers unchanged. They are used to test register contents, and they must have their "s" bit set to "I". They also don't modify their Rd, and by convention, Rd is set to "OOOO".

|  | 43 |  | 4 | 1 | 4 | 4 | 8 | 4 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| R type: | 1110 | 000 | Opcode | 1 | Rn | 0000 | 00000000 | Rm |
| I type: | 1110 | 001 | Opcode | 1 | Rn | 0000 | Rotate | Imm8 |

CMP R0,R1 - PSR flags set for the result RO-R1
CMN R2, R3 PSR flags set for the result R2 $+\mathrm{R}_{3}$
TST R4, \#8 PSR flogs set for the result R $4 \& 8$
TEQ R5, \#1024 I PSR flags set for the result R5 n 1024

## REGISTER TRANSFER

These instructions are used to transfer the contents of one register to another, or simply to initialize the contents of a register. They make use of only one operand, and, by convention, have their Rn field set to "OOOO".

MOV R0,R3 $\boldsymbol{k}^{-R 0 \leftarrow R 3}$

| R type: | 4 | 3 | 4 | 1 | 4 | 4 | 8 | 4 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 1110 | 000 | Opcode | S | 0000 | Rd | 000000 | Rm |
| I type: | 1110 | 001 | Opcode | S | 0000 | Rd | Rotate | Imm8 |
|  | $\left\{\left\{\begin{array}{l} 1101-\mathrm{MOV} \\ 1111-\mathrm{MVN} \end{array}\right.\right.$ |  |  |  |  |  |  |  |

MOV R1, \#4096- $\boldsymbol{R}^{-R 1 \leftarrow 4096}$
MVN R2, R4 量 ${ }^{-R 2 \leftarrow-R 4}$
MVNS R3, \#1 In $^{-R \leftrightarrows-\operatorname{ardset} \operatorname{set} R(Z=0, N=(V=0, C=0)}$

## ARM SHIFT OPERATIONS

A novel feature of ARM is that all data-processing instructions can include an optional "shift", whereas most other architectures have separate shift instructions. This is actually very useful as we will see later on. The key to shifting is that 8-bit field between Rd and Rm.


## LEFT SHIFTS

Left shifts effectively multiply the contents of a register by $2^{5}$ where $s$ is the shift amount.

MOV R0,R0,LSL 7


Shifts can also be applied to the second operand of any data processing instruction

ADD R1, R1, R0, LSL 7

## RIGHT SHIFTS

Right shifts behave like dividing the contents of a register by $2^{5}$ where $s$ is the shift amount, if you assume the contents of the register are unsigned.

MOV R0,R0,LSR 2

R0 before: | 0000 | 0000 | 0000 | 0000 | 0000 | 0100 | 0000 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0000 |  |  |  |  |  |  |$=1024$

R0 after: $0000000000000000000000010000 \quad 0000$

## ARITHMETIC RIGHT SHIFTS

Arithmetic right shifts behave like dividing the contents of a register by $2^{5}$ where $s$ is the shift amount, if you assume the contents of the register are signed.

MOV R0,R0,ASR 2


## ROTATE RICHT SHIFTS

Rotating shifts have no arithmetic analogy. However, they don't lose bits like both logical and arithmetic shifts. We saw rotate right shift used for the 1-type "immediate" value earlier.

MOV R0,R0,ROR 2

| R0 |  |  |
| :---: | :---: | :---: |
| R0 a | 17\%00 0000000000000000000000000001 | , 73,741,823 |

Why no rotate left shift?

- Ran out of encodings?

Java doesn't have an

- Almost anything Rotate lefts can do ROR can do as well!


## ADDRESSINC MODES AND BRANCHES



- More on Immediates
- Reading and Writing Memory
- Registers holding addresses
- Pointers
- Changing the PC
- Loops
- Labels
- Calling Functions

WHY BUILTIN CONSTANT OPERANDS?
(IMMEDIATES)

I type:

| 4 | 3 | 4 | 1 | 4 | 4 | 4 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1110 | 001 | Opcode | S | Rn | Rd | Rotate | Imm8 |

- Alternatives? Why not? Do we have a choice?
- put constants in memory (was common in older instruction sets)
- SMALL constants are used frequently ( $50 \%$ of operands)In a C compiler (gcc) $52 \%$ of ALU operations involve a constantIn a circuit simulator (spice) $69 \%$ involve constantsegg. $B=B+1 ; C=W \& 0 x f f ; A=B-1$;
- ISA Design Principle:

Make the common case easy Make the common case fast

How large of constants should we allow for? If they are too big, we won't have enough bits leftover for the instructions or operands.

## ROTATIONS TO MAKE CONSTANTS

Recall that immediate constants are encoded in two parts:
Thus, only a subset of 409632 -bit numbers can be used directly as an operand.
There are actually only 3073 distinct constants. There are 16, "Os" and 4 ways to represent all powers 2.

From last time, how might you encode 256?

| 1100 | 00000001 |  | 1101 |
| :--- | :--- | :--- | :--- |

09/13/2017


## MOVES AND ORS

We can load any 32-bit constant using a series of instructions, one-byte at a time.

| MOV R0, \#85 | $; 0 \times 55$ in hex |
| :--- | :--- |
| ORR R0, R0, \#21760 | $; 0 \times 5500$ in hex |
| ORR R0, R0, \#5570560 | $; 0 \times 550000$ in hex |
| ORR R0, R0, \#1426063360 | $; 0 \times 55000000$ in hex |

But there are often better, faster, ways to load constants, and the assembler can figure out how for you, even if it needs to generate multiple instructions.

MOV R0,=1431655765 ; 0x55555555 in hex


## LOAD AND STORE INSTRUCTIONS

ARM is a "Load/store architecture". That means that only a special class of instructions are used to reference data in memory. As a rule, data is loaded into registers first, then processed, and the results are written back using stores. Load and Store instructions have their own format:

D type: | 4 | 3 | 1 | 1 | 1 | 1 | 1 | 4 | 4 | 12 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1110 | 010 | 1 | U | 0 | 0 | L | Rn | Rd | Imm 12 |



## LOAD AND STORE OPTIUNS

ARM's load and store instructions are versatile. They provide a wide range of addressing modes. Only a subset is shown here.

LDR Rd, [Rn,\#imm12] $\begin{aligned} & \text { Rd } \leftarrow \text { Memory[Rn + imm2] } \\ & \text { Rd is loaded with the contents of memory at the address found by } \\ & \text { adding the contents of the base register to the supplied constant }\end{aligned}$

STR R0, [R1, \#-4] ${ }^{\text {Memory }[R 1-4] \leftarrow R O}$ offsets can be either added or subtracted as indicated by a negative sign
LDR R2, [R3] If no offset is specified it is assumed to be zero
STR R4, [R5,R6] T The contents of a second register can be used as an
LDR R4, [R5,-R6] Register offsets can be either added or subtracted like
STR R4, [R5, R4, LSL 2] Register offsets can also be optionally shifted which is

## CHANGING THE PC

The Program Counter is special register (R15) that tracks the address of the next instruction to be fetched. There are special instructions for changing the PC.

| B type: | 4 | 3 | 1 | 24 |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Cond | 101 | L | Imm24 |  |
|  |  | $\begin{aligned} & 0000-\text { EQ } \\ & 0001 \text { - NE } \\ & 0010-\mathrm{CS} \\ & 0011-\mathrm{CC} \\ & 0100-\mathrm{MI} \\ & 0101 \text { - PL } \\ & 0110-\mathrm{VS} \\ & 0111-\mathrm{VC} \\ & 1000-\mathrm{HI} \\ & 1001 \text { - LS } \\ & 1010-\mathrm{GE} \\ & 1011 \text { - LT } \\ & 1100 \text { - GT } \\ & 1101 \text { - LE } \\ & 1110 \text { - "" } \end{aligned}$ |  | - equals . <br> not equal's. <br> - carry set * . The "L" bit causes - carry clear <br> negative * PC+4 to be <br> positive or zero <br> - overflow <br> - no overflow <br> higher (unsigned) <br> - lower or same (unsigned) <br> greater or equal (signed) <br> - less than (signed) <br> - greater than (signed) <br> - less than or equal (signed) <br> always | Branches are often executed conditionally based on the PSR state set by some previous instruction like CMP or TST. |

## BRANCH USING REGISTERS

The standard Branch instruction has a limited range, the 24-bit signed I's complement immediate value is multiplied by 4 and added to the $P C+8$, giving a range of $+/-32$ Mbytes. Larger branches make use of addresses previously loaded into a register using the $B X$ instruction.

R type: |  | 3 | 4 |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Cond | 000 | 1 | 0010 | 1111 | 1111 | 1111 | 0001 |

| $0000-\mathrm{EQ}$ | - equals |
| :--- | :--- |
| $0001-\mathrm{NE}$ | - not equals |
| $0010-\mathrm{CS}$ | - carry set |
| $0011-\mathrm{CC}$ | - carry clear |
| $0100-\mathrm{MI}$ | - negative |
| $0101-\mathrm{PL}$ | - positive or zero |
| $0110-\mathrm{VS}$ | - overflow |
| $0111-\mathrm{VC}$ | - no overflow |
| $1000-\mathrm{HI}$ | - higher (unsigned) |
| $1001-\mathrm{LS}$ | - lower or same (unsigned) |
| $1010-\mathrm{GE}$ | - greater or equal (signed) |
| $1011-$ LT | - less than (signed) |
| $1100-\mathrm{GT}$ | - greater than (signed) |
| $1101-\mathrm{LE}$ | - less than or equal (signed) |
| $1110-$ "" | - always |

Comp 4ll - Fall 2017

If the condition is true, the $P C$ is loaded with the contents of $\mathrm{Rn}_{n}$.

BTW, BX is encoded as a TEQ instruction with its 5 field set to " 0 "


## BRANCH EXAMPLES

> BNE UISE BEQL FUnC If some previous CMP instruction had a non-zero result (ie. making the 'Z' bit O in the PSR), then this instruction will cause the PC to be the address having the label "else". lf some previous CMP instruction set the ' $Z$ ' bit in the PSR, then this instruction will cause the PC to be loaded with the address having the label 'func", and the address of the following instruction will be saved in RI4.

BX LR Loads the PC with the contents of R14.
loop: B loop $\mathrm{I}^{\text {An infintel lop }}$

## A simple program

; Assembly code for
; sum = 0;
; for (i = 0; i <= 10; i++)
; sum = sum + i;

|  | MOV | R1,\#0 |
| :--- | :--- | :--- |
| MOV | R0,\#0 | ; R1 is i |
| loop: | R0 is sum |  |
| ADD | R0,R0,R1 | ; sum $=$ sum + i |
| ADD | R1,R1,\#1 | ; i++ |
| CMP | R1,\#10 | ; i $<=10$ |
| halt: | B | loop |
| halt |  |  |

## LOAD AND STORES IN ACTION

An example of how loads and stores are used to access arrays.

Java/C:

```
int x[10];
int sum = 0;
for (int i = 0; i < 10; i++)
    sum += x[i];
```

Assembly:
.align 4
x: .space 40
sum: .word 0
MOV R0,=x ; base of $x$
MOV R1,=sum
LDR R2,[R1]
MOV R3,\#0 ; R3 is i
for: LDR R4,[R0,R3 LSL 2]
ADD R2,R2,R4
ADD R3,R3,\#1
CMP R3,\#10
BLT for
STR R2,[R1]

## Next time

We'll write more Assembly programs still some loose ends

- Multiplication? Division? Floating point?


