## Instruction set Architecture (ISA) III

Encoding of instructions raises some interesting choices...

- Tradeoffs: performance, compactness, programmability
- Uniformity. Should different instructions
- Be the same size (number of bits)?
- Take the same amount of time to execute?
- Trend: Uniformity. Affords simplicity, speed, pipelining.
- Complexity. How many different instructions? What level operations?
- Level of support for particular software operations: array indexing, procedure calls, "polynomial evaluate", etc
- "Reduced instruction set Computer"
(RISC) philosophy: simple instructions, optimized for speed
- Mix of Engineering \& Art...


## ARM7 PROGRAMMING MODEL

## a representative risc machine

Processor State (inside the CPU)

| $R 0$ |
| :---: |
| $R 1$ |
| R2 |
| $R 3$ |
| $R 4$ |
| $R 5$ |
| $R 6$ |
| $R 7$ |
| $R 8$ |
| R9 |
| R10 |
| R11 |
| R12 |
| R13 (SP) |
| R14 (LR) |
| R15 (PC) |

CPSR

Main Memory


In Comp 4\|l we'll use a subset of the ARM7 core instruction set as an example ISA.

Fetch/Execute loop:

- fetch Mem[PC]
- $P C=P C+4^{\dagger}$
- execute fetched instruction (may change PC!)
- repeat!

ARM7 uses byte memory addresses. However, each instruction is 32 -bits wide, and *must* be aligned on a multiple of 4 (word) address. Each word contains four 8 -bit bytes. Addresses of consecutive instructions (words) differ by 4.

ARM MEMORY NITS

- Memory locations are addressable in different sized chunks8-bit chunks (bytes)16-bit chunks (shorts)32-bit chunks (words)64-bit chunks (longs/doubles)
- We also frequently need access to individual bits! (Instructions help with this)

- Every BYTE has a unique address (ARM is a byte-addressable machine)
- Most instructions are one word
- We will consider the predominant "little-endian" ARM.


## ARM REGISTER NITS

- There are 16 named registers [RO, RI, ... R15]
- The operands of most instructions are registers
- This means to operate on a variables in memory you must:
- Load the value/values from memory into a register
- Perform the instruction
- store the result back into memory
- Going to and from memory can be expensive ( $4 x$ to $20 x$ slower than operating on a register)

- Net effect: Keep variables in registers as much as possible!
- 3 registers are dedicated to specific tasks ( $S P=R 13, L R=R 14, P C=R 15$ ), 13 are available for general use


## BASTC ARM INSTRUCTIONS

- Instructions include various "fields" that encode combinations of Opcodes and arguments
- special fields enable extended functions (more in a minute)
- several 4-bit OPERAND fields, for specifying the sources and destination of the operation, usually one of the 16 registers
- Embedded constants ("immediate" values) of various sizes,

The "basic" data-processing instruction formats:


## R-type data processinc

Instructions that process three-register arguments:

Simple R-type instructions follow the following template:

OP Rd, Rn, Rm
Later on we'll introduce more complex variants of these "simple" R-type instructions.


ADD R0, R1, R3 0100 - ADD 0101 - ADC
0110 - SBC
0111 - RSC
1000 - TST
1001-TEQ
1010 - CMP
1011 - CMN
1100 - ORR
1101 - MOV
1110 - BIC
1111 - MVN

Is encoded as:
11100000100000010000000000000011

0xE0810003

## I-TYPE DATA PROCESSING

Instructions that process two registers and a constant:
simple 1-type
instructions follow the following template:

Rd, Rn, \#constant
In the 1-type instructions the second register operand is replaced by a constant that is encoded in the instruction


```
0000 - AND
0001 - EOR
0010 - SUB
0011-RSB
0100 - ADD
0101-ADC
0110-SBC
0111-RSC
1000-TST
1001 - TEQ
1010 - CMP
    1011-CMN
    1100 - ORR
    1101 - MOV
    1110-BIC
```

    1111 - MVN
    RSB R7,R10,\#49

Is encoded as:
11100010011010100111000000110001

0xE26A7031

## I-TYPE CONSTANTS

ARM7 provides only 8-bits for specifying an immediate constant value. Given that ARM7 is a 32-bit architecture, this may appear to be a severe limitation. However, by allowing for a rotating shift to be applied to the constant.

$$
\text { imm32 }=(\text { imm8 >> }(2 \text { * rotate })) \mid(\text { imm8 << (32 - }(2 \text { * rotate })))
$$

Example: 1920 is encoded as:

| Rotate $1 \mathrm{Imm8}$ |  |  |
| :---: | :---: | :---: |
| 1101 | 00011110 | $=(30 \gg(2 * 13))$ |
|  | $=0 \quad(30 \ll(32-(2 * 13)))$ |  |
|  | $=1920$ | $30 * 64$ |
|  |  |  |

How would 256 be encoded?

| Rotate | Imm8 |
| :---: | :---: |
| 1100 | 00000001 |

## next time

- We will examine more of the "basic" instruction types and capabilities
- Result flags
- Program Status Registers



## read the Instructions

. when all else fails

- What do instructions do?
- How are instructions decoded?
- Uniformity and Symmetry
- Cramming stuff in
- CPU state
- Condition codes
- Program Status Register (PSR)



## A CLOSER LOOK AT THE OPCODES

The Opcode field is common to both of the basic instruction types

| R type: | 4 | 3 | 4 | 1 | 4 | 4 | 8 | 4 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 1110 | 000 | Opcode | S | Rn | Rd | 00000000 | Rm |
| I type: | 1110 | 001 | Opcode | S | Rn | Rd | Rotate | Imm8 |

ARM data processing
instructions can be broken into
four basic groups:

- Arithmetic (6)
- Logic (4)
- Comparison (4)
- Register transfer (2)

$$
\begin{aligned}
& \text { 0000-AND } \because \text {. If set, it tells the processor to } \\
& \text { 0001-EOR } \because \text { retain some "state" after the } \\
& \begin{array}{l}
0010-\text { SUB } \\
0011-\text { RSB }
\end{array} \quad \because \quad \text { instruction has executed. } \\
& \text { 0100-ADD } \\
& 0101 \text { - ADC } \\
& \begin{array}{l}
0110 \text { - SBC } \\
0111 \text {-RSC }
\end{array} \\
& 1000 \text { - TST } \\
& 1001 \text { - TEQ } \\
& 1010 \text { - CMP } \\
& 1011 \text { - CMN } \\
& \text { 1100-ORR } \\
& 1101 \text { - MOV } \\
& 1110 \text { - BIC } \\
& 1111 \text { - MVN } \\
& \text { Comp 4II - Fall } 2017 \\
& \text { Many instructions } \\
& \text { (all we've seen thus } \\
& \text { far) have a special } \\
& \text { variant that sets the state flags. } \\
& \text { in these variants the opcode has } \\
& \text { an " } 5 \text { " appended. " }
\end{aligned}
$$

## ARITHMETIC INSTRUCTIONS

ADD R3 R2 R12 - $\mathrm{R} 3 \leftarrow \mathrm{R} 2+\mathrm{Rn}$
ADD R3, R2, R12 Regsters con cortane either 32bt unsigned voves or 32 -bit 2 's-complement signed values.
SUB R0,R4,R6
$\rightarrow \mathrm{RO} \leftarrow \mathrm{R} 4-\mathrm{R} 6$
Once more, either 32-bit unsigned values or 32 -bit 2 's-complement signed values.
RSB R0,R4,R2
$\rightarrow$ RO $\leftarrow-\mathrm{R} 4+\mathrm{R} 2$
12 The operands of the subtraction are in reversed order. It is called "Reverse Subtract". Why? The I-type version makes more sense.

ADC R1,R5,R8

$\mathrm{RI} \leftarrow \mathrm{R} 5+\mathrm{R} 8+\mathrm{C}$
Where "C" is the Carry-out from some earlier instruction (usually an ADDS or ADCS) as saved in the Program Status Register (PSR)
SBC R2,R5,R7
RSC R1,R5,R3
$\rightarrow$ $R 2 \leftarrow R 5-R 7-1+C$
Where "C" is the Carry-out from some earlier instruction (usually a SUBS or SUBCS) as saved in the PSR

$R 1 \leftarrow-R 5+R 3-1+C$
"Reverse Subtract" with a Carry. Usually a carry generated from a previous RSBS or RSCS instruction.

| A byte-sized example: $\quad 4 \\|$ | $=00000001$ |  |
| :--- | :--- | :--- |
|  | -42 | $=00000000$ |
|  |  | 00101010 |

Comp 4II - Fall 2017


## LOGIC INSTRUCTIONS

Logical operations on words operate "bitwise", that is they are applied to corresponding bits of both source operands.
0000 0000 0000 0000 0000 1111 0000 0000
0000 0000 0000 0000 0000 1111 0000 0000

AND R0,R1,R2
ORR R0,R1, R2
EOR R0, R1, R2- $\Omega$ Commonly
BIC R0, R1, R2 $\underset{\Omega}{-1} \begin{gathered}\text { Called 'Bit-clear' R } \\ R 0 \leftarrow R 1 \&(R 2)\end{gathered}$

## Status flacs

Now it is time to discuss what status flags are available. These five status flags are kept in a special register called the Program Status Register (PSR). The PSR also contains other important bits that control the processor.

- $\mathbf{N}$ - set if the result of an opeartion is negative (Most Significant Bit (MSB) is a I)
- $\mathbf{Z}$ - set if the result of an operation is " $O$ "
- $C$ - set if the result of an operation has a carry out of it's MSB
- $V$-set if a sum of two positive operands gives a negative result, or if the sum of two negative operands gives a positive result
- $Q$ - a sticky version of overflow created by instructions that generate multiple results (more on this later on).


## COMPARISON INSTRUCTIONS

These instructions modify the status flags, but leave the contents of the registers unchanged. They are used to test register contents, and they must have their "s" bit set to "I". They also don't modify their Rd, and by convention, Rd is set to "OOOO".

|  | 4 | 3 | 4 | 1 | 4 | 4 | 8 | 4 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| R type: | 1110 | 000 | Opcode | 1 | Rn | 0000 | 0000000 | Rm |
| I type: | 1110 | 001 | Opcode | 1 | Rn | 0000 | Rotate | Imm8 |


CMN R2, R3 PSR flags set for the result R2 $+\mathrm{R}_{3}$
TST R4, \#8 in PSR flogs set for the result R $4 \& 8$
TEQ R5, \#1024 RSR flags set for the result R5 n 1024

## REGISTER TRANSFER

These instructions are used to transfer the contents of one register to another, or simply to initialize the contents of a register. They make use of only one operand, and, by convention, have their Rn field set to "0000".
MOV R0, R3 R $^{-\mathrm{Ro} \leftarrow \mathrm{R} 3}$

| R type: | 4 | 3 | 4 | 1 | 4 | 4 | 8 | 4 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 1110 | 000 | Opcode | S | 0000 | Rd | 000000 | Rm |
| I type: | 1110 | 001 | Opcode | S | 0000 | Rd | Rotate | Imm8 |

MOV R1, \#4096-R1 $\underbrace{-R 096}$
1111 - MVN

MVN R2,R4 $\lambda^{-R 2 \leftarrow-R 4}$
MVN R3, \#1 $\boldsymbol{R}^{-R 3 \leftarrow-1}$

## ARM SHIFT OPERATIONS

A novel feature of ARM is that all data-processing instructions can include an optional "shift", whereas most other architectures have separate shift instructions. This is actually very useful as we will see later on. The key to shifting is that 8-bit field between Rd and Rm.


## LEFT SHIFTS

Left shifts effectively multiply the contents of a register by $2^{5}$ where $s$ is the shift amount.

MOV R0,R0,LSL 7


Shifts can also be applied to the second operand of any data processing instruction

ADD R1, R1, R0, LSL 7

## RIGHT SHIFTS

Right shifts behave like dividing the contents of a register by $2^{5}$ where $s$ is the shift amount, if you assume the contents of the register are unsigned.

MOV R0,R0,LSR 2

R0 before: | 0000 | 0000 | 0000 | 0000 | 0000 | 0100 | 0000 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0000 |  |  |  |  |  |  |$=1024$

R1 after: $0000000000000000000000010000 \quad 0000$

## ARITHMETIC RIGHT SHIFTS

Arithmetic right shifts behave like dividing the contents of a register by $2^{5}$ where $s$ is the shift amount, if you assume the contents of the register are signed.

MOV R0,R0,ASR 2

R0 before: | 1111 | 1111 | 1111 | 1111 | 1111 | 1100 | 0000 | 0000 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |$=-1024$

R1 after: | 1111 | 1111 | 1111 | 1111 | 1111 | 1111 | 0000 | 0000 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |$=-1024 / 2^{2}=-256$

## ROTATE RICHT SHIFTS

Rotating shifts have no arithmetic analogy. However, they don't lose bits like both logical and arithmetic shifts. We saw rotate right shift used for the 1-type "immediate" value earlier.

MOV R0,R0,ROR 2


Why no rotate left shift?

- Ran out of encodings?
- Almost anything Rotate lefts can do ROR can do as well!


## Next time

Instructions still missing

- Access to memory
- Branches and Calls
- Control
- Multiplication?
- Division?
- Floating point?


## JOE VITALE

## Life's

Missing
Instruction
Manual


Guidebook
You Should Have
Been Given at Birth

