INSTRUCTION SET ARCHITECTURE (ISA) 🗓

Encoding of instructions raises some interesting choices...

- Tradeoffs: performance, compactness, programmability
- Uniformity. Should different instructions
 - Be the same size (number of bits)?
 - Take the same amount of time to execute?
 - Trend: Uniformity. Affords simplicity, speed, pipelining.
- Complexity. How many different instructions? What level operations?
 - Level of support for particular software operations: array indexing, procedure calls, "polynomial evaluate", etc
 - "Reduced Instruction Set Computer"
 (RISC) philosophy: simple instructions, optimized for speed
- Mix of Engineering & Art ...



A REPRESENTATIVE RISC MACHINE

Processor State (inside the CPU) **R0 R1 R**2 **R**3 R4 **R5 R6** R7 **R8 R**9 **R10 R11 R12** R13 (SP) R14 (LR) R15 (PC)

CPSR



In Comp 411 we'll use a subset of the ARM7 core Instruction set as an example ISA.



repeat!

ARM7 uses byte memory addresses. However, each instruction is 32-bits wide, and *must* be aligned on a multiple of 4 (word) address. Each word contains four 8-bit bytes. Addresses of consecutive instructions (words) differ by 4.

ARM7 MEMORY NITS



- Memory locations are addressable in different sized chunks
 - 8-bit chunks (bytes)
 - IG-bit chunks (shorts)
 - 32-bit chunks (words)
 - G4-bit chunks
 (longs/doubles)
- We also frequently need access to individual bits! (Instructions help with this)
- Every BYTE has a unique address
 (ARM is a byte-addressable machine)
- Most instructions are one word
- We will consider the predominant "little-endian" ARM.

	sho	ort2	sha		
ord	bytes	3 byte2	bytei	byte0	1
0:	31 30 29 3	2	1	4 3 2 1 0 0	longo
4:	7	6	5	4	
8:	11	10	9	8	Long
12:	15	14	13	12	

ARM REGISTER NITS



- There are 16 named registers [RO, RI, R15]
- The operands of most instructions are registers
- This means to operate on a variables in memory you must:
 - Load the value/values from memory into a register
 - Perform the instruction
 - Store the result back into memory
- Going to and from memory can be expensive
 (4x to 20x slower than operating on a register)
- Net effect: Keep variables in registers as much as possible!
- 3 registers are dedicated to specific tasks
 (SP=R13, LR=R14, PC=R15), 13 are available for general use

BASIC ARM INSTRUCTIONS



- Instructions include various "fields" that encode combinations of
 Opcodes and arguments
- special fields enable extended functions (more in a minute)
- several 4-bit OPERAND fields, for specifying the sources and destination of the operation, usually one of the 16 registers
- Embedded constants ("immediate" values) of various sizes,

The "basic" data-processing instruction formats:

	4	3	4	1	4	4	8	4
R type:	1110	000	Opcode	0	Rn	Rd	00000000) Rm
	4	3	4	1	4	4	4	8
I type:	1110	001	Opcode	0	Rn	Rd	Shift	Imm

R-TYPE DATA PROCESSING



Instructions that process three-register arguments:



I-TYPE DATA PROCESSING



Instructions that process two registers and a constant:



0xE26A7031

I-TYPE CONSTANTS



ARM7 provides only 8-bits for specifying an immediate constant value. Given that ARM7 is a 32-bit architecture, this may appear to be a severe limitation. However, by allowing for a rotating shift to be applied to the constant.

imm32 = (imm8 >> (2 * rotate)) | (imm8 << (32 - (2 * rotate)))</pre>

Example: 1920 is encoded as:

Rotate	Imm8				
1101	00011110	= (30) >> (2*1	3)) (30) << (32 - (2*13)))
		= = 19	0 920	I	30 * 64

How would 256 be encoded? Rotate Imm8 1100 0000001

NEXT TIME

 We will examine more of the "basic" instruction types and capabilities

Comp 411 - Fall 2017

- Result flags
- Program Status Registers



READ THE INSTRUCTIONS



.. when all else fails

- What do instructions do?
- How are instructions decoded?
- Uniformity and Symmetry
- Cramming stuff in
- CPU state
 - Condition codes
 - Program Status Register (PSR)





 $\|$

A CLOSER LOOK AT THE OPCODES

The Opcode field is common to both of the basic instruction types

	4	3	4	1	4	4	8	4	
R type:	1110	000	Opcode	S	Rn	Rd	00000000	Rm	
I type:	1110	001	Opcode	s	Rn	Rd	Rotate	Imm8	
ARM data proce instructions can four basic grou • Arithmetic • Logic (4) • Compariso • Register to	essing be broke ps: (G) n (4) ransfer (2	n into .)		000 000 001 001 010 010 011 011 100 100	0 - AND 1 - EOR 0 - SUB 1 - RSB 0 - ADD 1 - ADC 0 - SBC 1 - RSC 0 - TST 1 - TEQ 0 - CMP 1 - CMN 0 - ORR 1 - MOV 0 - BIC 1 - MVN	Ve haven't If se ••••••••••••••••••••••••••••••••••••	discussed the t, it tells the tain some 's instruction This for for these variant that n these variant	he "S" field processo tate" after has execu "state" is in orm of 5-f Many ins (all we've far) have sets the st ants the op an "S"	yet. r to the ited. the lags. seen thus a special ate flags. code has appended.
\cup $/$ $ $ $L \cup $ $ $			Comp 4	·II - ł	-011 2011				T [

ARITHMETIC INSTRUCTIONS

ADD R3, R2, R12

SUB R0, R4, R6

RSB R0, R4, R2

ADC R1, R5, R8

SBC R2, R5, R7

RSC R1, R5, R3

 $R3 \leftarrow R2 + R12$

Registers can contain either 32-bit unsigned values or 32-bit 2's-complement signed values.

- R0 \leftarrow R4 - R6 Once more, either 32-bit unsigned values or 32-bit 2's-complement signed values.



The operands of the subtraction are in reversed order. It is called "Reverse Subtract". Why? The I-type version makes more sense.

 $RI \leftarrow R5 + R8 + C$ Where "C" is the Carry-out from some earlier instruction (usually an ADDS or ADCS) as saved in the Program Status Register (PSR)



 $R2 \leftarrow R5 - R7 - 1 + C$

Where "C" is the Carry-out from some earlier instruction (usually a SUBS or SUBCS) as saved in the PSR

 $RI \leftarrow -R5 + R3 - I + C$

"Reverse Subtract" with a Carry. Usually a carry generated from a previous RSBS or RSCS instruction.





LOGIC INSTRUCTIONS



Logical operations on words operate "bitwise", that is they are applied to corresponding 0000 0000 0000 0000 1111 1111 0000 0000 **R1**: bits of both source operands. 0000 0000 0000 0000 1111 0000 1111 0000 R2: 0000 0000 0000 0000 1111 0000 0000 0000 AND R0, R1, R2 **R0**: 0000 0000 0000 0000 1111 1111 1111 0000 **R0**: ORR R0, R1, R2 EOR R0, R1, R2 Commonly called "exclusive-or" 0000 0000 0000 0000 0000 1111 1111 0000 **R0**: BIC R0, R1, R2 Called "Bit-clear" R0: $R0 \leftarrow RI \& (R2)$ 0000 0000 0000 0000 0000 1111 0000 0000

STATUS FLAGS



Now it is time to discuss what status flags are available. These five status flags are kept in a special register called the Program Status Register (PSR). The PSR also contains other important bits that control the processor.

- N set if the result of an opeartion is negative (Most Significant Bit (MSB) is a 1)
- Z set if the result of an operation is "O"
- C set if the result of an operation has a carry out of it's MSB
- V set if a sum of two positive operands gives a negative result, or if the sum of two negative operands gives a positive result
- Q a sticky version of overflow created by instructions that generate multiple results (more on this later on).

COMPARISON INSTRUCTIONS



These instructions modify the status flags, but leave the contents of the registers unchanged. They are used to test register contents, and they **must** have their "S" bit set to "I". They also don't modify their Rd, and by **convention**, Rd is set to "0000".



REGISTER TRANSFER



These instructions are used to transfer the contents of one register to another, or simply to initialize the contents of a register. They make use of only one operand, and, by convention, have their Rn field set to "0000".

MOV R0, R3 $rac{1}{100}$ $rac{1}{100}$ rac

	4	3	4	1	4	4	8	4		
type:	1110	000	Opcode	S	0000	Rd	00000000	Rm		
type:	1110	001	Opcode	S	0000	Rd	Rotate	Imm8		
1101 - MOV 1111 - MVN										

ARM SHIFT OPERATIONS



A novel feature of ARM is that **all** data-processing instructions can include an optional "shift", whereas most other architectures have separate shift instructions. This is actually very useful as we will see later on. The key to shifting is that 8-bit field between Rd and Rm.



09/11/2017

Shifts can also be applied to the second operand of any data processing instruction

R0 before: 0000 0000 0000 0000 0000 0000 0111

after: 0000 0000 0000 0000 0000 0011 1000 0000

register by 2° where s is the shift amount. MOV R0, R0, LSL 7

Left shifts effectively multiply the contents of a

LEFT SHIFTS

R1

ADD R1, R1, R0, LSL 7



= 7

 $= 7 * 2^7 = 896$

RIGHT SHIFTS



Right Shifts behave like *dividing* the contents of a register by 2^s where s is the shift amount, *if* you assume the contents of the register are *unsigned*.

MOV R0, R0, LSR 2

RØ	before:	0000	0000	0000	0000	0000	0100	0000	0000	= 1024
R1	after:	<mark>0000</mark>	0000	0000	0000	0000	0001	0000	0000	= 1024 / 2 ² = 256

ARITHMETIC RIGHT SHIFTS



Arithmetic right Shifts behave like *dividing* the contents of a register by 2^s where s is the shift amount, *if* you assume the contents of the register are *signed*.

MOV R0, R0, ASR 2

RØ	before:	1111	1111	1111	1111	1111	1100	0000	0000	= -1024
R1	after:	<mark>11</mark> 11	1111	1111	1111	1111	1111	0000	0000	= -1024 / 2 ² = -256

ROTATE RIGHT SHIFTS



Rotating shifts have no arithmetic analogy. However, they don't lose bits like both logical and arithmetic shifts. We saw rotate right shift used for the I-type "immediate" value earlier.

Why no rotate left shift?

- Ran out of encodings?
- Almost anything Rotate lefts can do ROR can do as well!

NEXT TIME



Instructions still missing

- Access to memory
- Branches and Calls
- Control
- Multiplication?
- Division?
- Floating point?

